- 您現(xiàn)在的位置：買賣IC網(wǎng) > Datasheet目錄42 > LTC4222CG#PBF (Linear Technology)IC CTRLR DUAL HOT SWAP 36-SSOP Datasheet資料下載
參數(shù)資料
| 型號： | LTC4222CG#PBF |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 9/32頁 |
| 文件大?。?/td> | 339K |
| 描述： | IC CTRLR DUAL HOT SWAP 36-SSOP |
| 標(biāo)準(zhǔn)包裝： | 37 |
| 類型： | 熱交換控制器 |
| 應(yīng)用： | 通用 |
| 內(nèi)部開關(guān)： | 無 |
| 電源電壓： | 2.9 V ~ 29 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 36-SSOP（0.209"，5.30mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 36-SSOP |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
LTC4222
9
4222fb
SCL: Serial Bus Clock Input. Data at the SDA pin is shifted
in or out on rising edges of SCL. This is a high impedance
pin that is generally driven by an open-collector output
from a master controller. An external pull-up resistor or
current source is required.
SDAO: (SSOP Package) Serial Bus Data Output. Open-
drain output for sending data back to the master control-
ler or acknowledging a write operation. Normally tied to
SDAI to form the SDA line. An external pull-up resistor
or current source is required. Internally tied to SDAI in
QFN package.
SDAI: (SSOP Package) Serial Bus Data Input. A high im-
pedance input for shifting in address, command or data
bits. Normally tied to SDAO to form the SDA line. Internally
tied to SDAO in QFN package.
SDA: (QFN Package) Serial Bus Data Input/Output Line.
Formed by internally tying the SDAO and SDAI lines
together. An external pull-up resistor or current source
is required.
SENSE1
, SENSE2
: Negative Current Sense Input. Con-
nect this pin to the output of the current sense resistor. The
current limit circuit controls the corresponding GATE pin
voltage to limit the sense voltage between the SENSE
+
and
SENSE
pins to the level set by the soft-start and foldback
characteristic, with a maximum of 50mV during start-up
and to 150mV independent of soft-start and foldback after
the start-up timer has expired. A circuit breaker, enabled
after start-up, trips when the sense voltage exceeds 50mV
for 20祍.
SENSE1
+
, SENSE2
+
: (SSOP Package) Positive Current
Sense Input. Connect this pin to the input of the current
sense resistor. It must be connected to the same trace as
V
DDn
. Internally tied to V
DDn
in the QFN package.
SOURCE1, SOURCE2: N-Channel MOSFET Source and
ADC Input. Connect this pin to the source of the external
N-channel MOSFET switch for gate drive return. This pin
also serves as the ADC input to monitor output voltage.
The pin provides a return for the gate pull-down circuit.
SS: Soft-Start Input. Sets the inrush current slew rate at
start-up. Connect a 68nF capacitor to provide 5mV/ms as
the slew rate for the sense voltage in start-up. This cor-
responds to 1A/ms with a 5m?sense resistor. Note that
a large soft-start capacitor and a small TIMER capacitor
may result in a condition where the timer expires before
the inrush current has started. Allow an additional 2nF of
timer capacitance per 1nF of soft-start capacitor to ensure
proper start-up.
TIMER: Start-Up Timer Input. Connect a capacitor be-
tween this pin and ground to set a 12.3ms/礔 duration
for start-up, after which an overcurrent fault is logged if
the inrush is still current limited. The duration of the off
time is 600ms/礔 when overcurrent auto-retry is enabled,
resulting in a 1:50 duty cycle. An internal timer provides
a 100ms start-up time and 5 second auto-retry time if
this pin is tied to INTV
CC
. Allow an additional 2nF of timer
capacitance per 1nF of soft-start (SS) capacitor to ensure
proper start-up.
UV1, UV2: Undervoltage Comparator Input. Connect this
pin to an external resistive divider from V
DD
. If the volt-
age at this pin falls below 1.145V , an undervoltage fault
is detected and the GATE turns off. Pulling this pin below
0.4V resets the fault register for that channel except for
the UV fault bit. Tie to INTV
CC
if unused.
V
DD1
, V
DD2
: Supply Voltage Input and Positive Current
Sense Input. This pin has an undervoltage lockout threshold
of 2.43V . In the QFN package this pin is also the positive
current sense input.
PIN FUNCTIONS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC4223CDHD-2#PBF | IC CNTRLR HOT SWAP DUAL 16-DFN |
| LTC4224IDDB-2#TRPBF | IC CNTRLR HOT SWAP DUAL 10-DFN |
| LTC4225IGN-1#PBF | IC CONTROLLER HOT SWAP 24-SSOP |
| LTC4230CGN#TRPBF | IC CONTRLLR HOT SWAP TRPL 20SSOP |
| LTC4232CDHC#TRPBF | IC CTLR HOT SWAP 5A 16-DFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC4222CG-TRPBF | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual Hot Swap Controller with I2C Compatible Monitoring |
| LTC4222CUH#PBF | 功能描述:IC CTRLR DUAL HOT SWAP 32-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:119 系列:- 類型:熱交換控制器 應(yīng)用:通用型，PCI Express? 內(nèi)部開關(guān):無 電流限制:- 電源電壓:3.3V，12V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-TQFP 供應(yīng)商設(shè)備封裝:80-TQFP（12x12） 包裝:托盤 產(chǎn)品目錄頁面:1423 (CN2011-ZH PDF) |
| LTC4222CUH#TRPBF | 功能描述:IC CTRLR DUAL HOT SWAP 32-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:119 系列:- 類型:熱交換控制器 應(yīng)用:通用型，PCI Express? 內(nèi)部開關(guān):無 電流限制:- 電源電壓:3.3V，12V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-TQFP 供應(yīng)商設(shè)備封裝:80-TQFP（12x12） 包裝:托盤 產(chǎn)品目錄頁面:1423 (CN2011-ZH PDF) |
| LTC4222CUH-PBF | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual Hot Swap Controller with I2C Compatible Monitoring |
| LTC4222CUH-TRPBF | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual Hot Swap Controller with I2C Compatible Monitoring |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。