- 您現(xiàn)在的位置：買賣IC網(wǎng) > Datasheet目錄42 > LTC4222CG#PBF (Linear Technology)IC CTRLR DUAL HOT SWAP 36-SSOP Datasheet資料下載
參數(shù)資料
| 型號： | LTC4222CG#PBF |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 11/32頁 |
| 文件大?。?/td> | 339K |
| 描述： | IC CTRLR DUAL HOT SWAP 36-SSOP |
| 標(biāo)準(zhǔn)包裝： | 37 |
| 類型： | 熱交換控制器 |
| 應(yīng)用： | 通用 |
| 內(nèi)部開關(guān)： | 無 |
| 電源電壓： | 2.9 V ~ 29 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 36-SSOP（0.209"，5.30mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 36-SSOP |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
LTC4222
11
4222fb
OPERATION
The LTC4222 is designed to turn two supply voltages
on and off in a controlled manner, allowing boards to be
safely inserted or removed from a live backplane. During
normal operation, the charge pump and gate drivers turn
on external N-channel MOSFET gates to pass power to
the loads. The gate driver circuits use a charge pump that
derives its power from the V
DD1
or V
DD2
pin, whichever is
higher. Also included in the gate driver circuits are internal
6.5V GATE-to-SOURCE clamps to protect the oxide of
logic-level MOSFETs. During start-up the inrush currents
are tightly controlled by using current limit foldback, soft-
start dI/dt limiting and output dI/dt limiting. The LTC4222
is capable of controlling both channels independently, or
coupling control signals so that both channels start up
and turn off together.
The current sense (CS) amplifiers monitor the load cur-
rents using the difference between the SENSE
+
(V
DD
for
QFN) and SENSE
pin voltages. A CS amplifier limits the
current in the load by pulling back on the GATE-to-SOURCE
voltage in an active control loop when the sense voltage
exceeds the commanded value. The CS amplifiers require
20礎(chǔ) input bias current from both the SENSE
+
and the
SENSE
pins.
A short circuit on an output to ground results in excessive
power dissipation during active current limiting. To limit this
power, the corresponding CS amplifier regulates the voltage
between the SENSE
+
and SENSE
pins at 150mV .
If an overcurrent condition persists, the internal circuit
breaker (CB) registers a fault when the sense voltage
exceeds 50mV for more than 20祍. This indicates to
the logic that it is time to turn off the GATE to prevent
overheating. At this point the TIMER capacitor starts to
discharge with the 2礎(chǔ) current source until the voltage
drops below 0.2V (comparator TM1) which tells the logic
that the pass transistor has cooled and it is safe to turn
on again if overcurrent auto-retry is enabled. If the TIMER
pin is tied to INTV
CC
, the cool-down time defaults to
5 seconds using an internal system timer.
The output voltages are monitored using the FB resistive
divider and the power good (PG) comparators to determine
when output voltages are acceptable for the loads. The
power good conditions are signaled by the GPIO1 and
GPIO2 pins using open-drain pull-down transistors. The
GPIO pins may also be independently configured to signal
power bad, or as general purpose inputs (GP comparators),
or general purpose open-drain outputs.
The Functional Diagram shows the monitoring blocks of
the LTC4222. The group of comparators on the left side
includes the undervoltage (UV), overvoltage (OV), reset
(RST), enable (EN) and on (ON) comparators for chan-
nel 1 or 2. These comparators determine if the external
conditions are valid prior to turning on their correspond-
ing GATE. The two undervoltage lockout circuits, UVLO1
and UVLO2, validate the input supplies and the internally
generated 3.3V supply, INTV
CC
. UVLO2 also generates
the power-up initialization to the logic circuits as INTV
CC
crosses this rising threshold.
The CONFIG pin is used to select the desired start-up
behavior of the LTC4222. When the CONFIG pin is low,
both channels will start up and turn off simultaneously
and a fault on either channel will result in both channels
turning off, or prevent both channels from starting up.
t
SU, DAT
t
SU, STO
t
SU, STA
t
BUF
t
HD, STA
t
SP
t
SP
t
HD, DATO,
t
HD, DATI
t
HD, STA
START
CONDITION
STOP
CONDITION
REPEATED START
CONDITION
START
CONDITION
4222 TD01
SDAI/SDAO
SCL
TIMING DIAGRAM
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC4223CDHD-2#PBF | IC CNTRLR HOT SWAP DUAL 16-DFN |
| LTC4224IDDB-2#TRPBF | IC CNTRLR HOT SWAP DUAL 10-DFN |
| LTC4225IGN-1#PBF | IC CONTROLLER HOT SWAP 24-SSOP |
| LTC4230CGN#TRPBF | IC CONTRLLR HOT SWAP TRPL 20SSOP |
| LTC4232CDHC#TRPBF | IC CTLR HOT SWAP 5A 16-DFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC4222CG-TRPBF | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual Hot Swap Controller with I2C Compatible Monitoring |
| LTC4222CUH#PBF | 功能描述:IC CTRLR DUAL HOT SWAP 32-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:119 系列:- 類型:熱交換控制器 應(yīng)用:通用型，PCI Express? 內(nèi)部開關(guān):無 電流限制:- 電源電壓:3.3V，12V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-TQFP 供應(yīng)商設(shè)備封裝:80-TQFP（12x12） 包裝:托盤 產(chǎn)品目錄頁面:1423 (CN2011-ZH PDF) |
| LTC4222CUH#TRPBF | 功能描述:IC CTRLR DUAL HOT SWAP 32-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:119 系列:- 類型:熱交換控制器 應(yīng)用:通用型，PCI Express? 內(nèi)部開關(guān):無 電流限制:- 電源電壓:3.3V，12V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-TQFP 供應(yīng)商設(shè)備封裝:80-TQFP（12x12） 包裝:托盤 產(chǎn)品目錄頁面:1423 (CN2011-ZH PDF) |
| LTC4222CUH-PBF | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual Hot Swap Controller with I2C Compatible Monitoring |
| LTC4222CUH-TRPBF | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual Hot Swap Controller with I2C Compatible Monitoring |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。