- 您現(xiàn)在的位置：買賣IC網(wǎng) > Datasheet目錄42 > LTC4221IGN#TRPBF (Linear Technology)IC CTRLR HOTSWAP DUAL 16SSOP Datasheet資料下載
參數(shù)資料
| 型號： | LTC4221IGN#TRPBF |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 9/28頁 |
| 文件大?。?/td> | 272K |
| 描述： | IC CTRLR HOTSWAP DUAL 16SSOP |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 類型： | 熱交換控制器 |
| 應(yīng)用： | 通用 |
| 內(nèi)部開關(guān)： | 無 |
| 電源電壓： | 1 V ~ 13.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SSOP（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-SSOP |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
9
LTC4221
4221fa
U
U
PI FU CTIO S
GATE1 (Pin 4): Channel 1 Gate Drive. This pin is the high
side gate drive of an external N-channel MOSFET. When
V
ON1
< 0.821V, GATE1 is held low by a 100糀 current
source. When V
ON1
> 0.851V, an initial timing cycle is
followed by a start-up cycle when an internal charge pump
provides a 9.5糀 pull-up to ramp up GATE1 with inrush
current limiting. UVLO, overvoltage, overcurrent and ex-
ternally generated faults override the ON1 pin and pull
GATE1 low.
FB1
(Pin 5): V
OUT1
Feedback Input. FB1
monitors the
channel 1 output voltage with an external resistive divider.
When V
FB1
< 0.617V, the PWRGD1
pin is pulled low. When
V
FB1
> 0.822V, overvoltage is detected, the FAULT latch is
set and both GATEs are pulled low. The FB1
pin is also used
to control the channel 1 current limit during its start-up
cycle.
PWRGD1 (Pin 6): Channel 1 Power Good Output. PWRGD1
is pulled low when V
FB1
< 0.617V, during the initial timing
cycle or when the chip is in UVLO. An external pull-up is
required to generate a logic high at the open-drain PWRGD1
pin.
FAULT (Pin 7): Fault Status Input/Output. FAULT is a
bidirectional pin. As an input, pulsing V
FAULT
< 0.816V will
set the FAULT latch and bring the LTC4221 into the fault
state. As an output, FAULT is pulled high by an internal
3.8糀 pull-up under normal operating conditions. When
an overcurrent fault is detected by a SENSE pin or a
overvoltage fault detected by an FB pin, the FAULT latch is
set and the LTC4221 goes into the fault state. The FAULT
latch is reset by a UVLO or the ON1 pin being driven below
0.4V.
FILTER (Pin 8): Overcurrent Fault Timing Filter. The
FILTER pin requires an external capacitor to ground to
adjust the response time of the two slow comparators. The
FILTER pin can be left unconnected for a default slow
comparator response time of 15約.
TIMER (Pin 9): Analog System Timer. The TIMER pin
requires an external capacitor to ground to generate
timing delay cycles during start-up. The LTC4221s initial
and start-up timing cycles are controlled by C
TIMER
and the
internal current sources connected to the TIMER pin.
GND (Pin 10): Ground. Connect to a ground plane for
optimum performance.
PWRGD2 (Pin 11): Channel 2 Power Good Output. Similar
functionality as PWRGD1. Controlled by FB2.
FB2 (Pin 12): V
OUT2
Feedback Input. Similar functionality
as FB1. Monitors channel 2 output voltage, controls
PWRGD2 output and channel 2 start-up current limit.
GATE2 (Pin 13): Channel 2 Gate Drive. Similar functional-
ity as GATE1. Controls the gate drive of the channel 2
external N-channel MOSFET. ON2 controls GATE2 in the
same manner as ON1 controls GATE1. V
ON1
< 0.4V over-
rides conditions at ON2 and GATE2 is held low by a 100糀
current source. UVLO, overvoltage, overcurrent and exter-
nally generated faults override conditions at ON1 and ON2,
and pull GATE2 low.
SENSE2 (Pin 14): Channel 2 Current Sense Input. Similar
functionality as SENSE1. Monitors channel 2 load current
through R
SENSE2
placed in the supply path between V
CC2
and SENSE2. To disable the current limit and circuit
breaker function for channel 2, tie SENSE2 to V
CC2
.
V
CC2
(Pin 15): Channel 2 Positive Supply Input. V
CC2
can
range from 1V to 13.5V for normal operation but it must
be dV
CC1
. An undervoltage lockout circuit disables both
channels whenever the voltage at V
CC2
is less than 0.8V.
ON2 (Pin 16): Channel 2 On Input. GATE2 is pulled to
ground by a 100糀 current source when V
ON2
< 0.821V.
When V
ON2
> 0.851V, GATE2 ramps up after an initial
timing cycle.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC4222CG#PBF | IC CTRLR DUAL HOT SWAP 36-SSOP |
| LTC4223CDHD-2#PBF | IC CNTRLR HOT SWAP DUAL 16-DFN |
| LTC4224IDDB-2#TRPBF | IC CNTRLR HOT SWAP DUAL 10-DFN |
| LTC4225IGN-1#PBF | IC CONTROLLER HOT SWAP 24-SSOP |
| LTC4230CGN#TRPBF | IC CONTRLLR HOT SWAP TRPL 20SSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC4222 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual Hot Swap Controller |
| LTC4222_12 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual Hot Swap Controller |
| LTC4222CG#PBF | 功能描述:IC CTRLR DUAL HOT SWAP 36-SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 標(biāo)準(zhǔn)包裝:50 系列:- 類型:熱交換控制器 應(yīng)用:-48V 遠(yuǎn)程電力系統(tǒng)，AdvancedTCA ? 系統(tǒng)，高可用性 內(nèi)部開關(guān):無 電流限制:可調(diào) 電源電壓:11.5 V ~ 14.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:10-TFSOP，10-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:10-MSOP 包裝:管件 |
| LTC4222CG#TRPBF | 功能描述:IC CTRLR DUAL HOT SWAP 36-SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:119 系列:- 類型:熱交換控制器 應(yīng)用:通用型，PCI Express? 內(nèi)部開關(guān):無 電流限制:- 電源電壓:3.3V，12V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-TQFP 供應(yīng)商設(shè)備封裝:80-TQFP（12x12） 包裝:托盤 產(chǎn)品目錄頁面:1423 (CN2011-ZH PDF) |
| LTC4222CG-TRPBF | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual Hot Swap Controller with I2C Compatible Monitoring |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。