參數(shù)資料
型號(hào): LTC4221IGN#TRPBF
廠商: Linear Technology
文件頁(yè)數(shù): 14/28頁(yè)
文件大小: 272K
描述: IC CTRLR HOTSWAP DUAL 16SSOP
標(biāo)準(zhǔn)包裝: 2,500
類型: 熱交換控制器
應(yīng)用: 通用
內(nèi)部開(kāi)關(guān): 無(wú)
電源電壓: 1 V ~ 13.5 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 16-SSOP(0.154",3.90mm 寬)
供應(yīng)商設(shè)備封裝: 16-SSOP
包裝: 帶卷 (TR)
14
LTC4221
4221fa
sequential power up from time points 4 to 8 and a
sequential power-down programmed from time points 9
to 11. To achieve this the circuit requires the functionality
of the PWRGD1 pin and will be featured in the next section.
The circuit in Figure 2a sits on a daughter board with
staggered pins on its edge connectors. Supply voltage and
ground connections are wired to long-edge connector
pins while both ON pins are connected to a short-edge
connector pin through a resistive divider. Until the con-
nectors are fully mated, ON1 is pulled low and holds both
channels in the reset state. When the connectors have
properly seated, the ON pins are pulled above 0.851V and
an initial timing cycle starts. This cycle is restarted by any
transitions on the ON pins across their off thresholds and
adds a further delay for the plug-in transients to die off
before allowing a start-up cycle. The Typical Application
circuit on the first page of this data sheet shows similar
considerations in the design of its PCB edge connectors,
and the resistive dividers connected to ON1 and ON2 act
as an external UVLO to override the internal one. An RC
filter can be added at the ON1 pin to increase the delay time
at card insertion to allow bus supply transients to stabilize.
FB and PWRGD Pin Functions
Each FB pin is used to detect undervoltage and overvoltage
in its channel output voltage (V
OUT
) through a resistive
divider. Each FB pin has an undervoltage comparator with
a high-to-low threshold of 0.617V and 3mV hysteresis.
The output of this comparator controls the channels
open-drain PWRGD output. During UVLO, both PWRGD
pins are pulled low by internal N-channel MOSFET pull-
downs. As both channels come out of UVLO, control of
PWRGD1 is passed to FB1and control of PWRGD2 to FB2.
Each PWRGD pin can be connected to a pull-up resistor to
0.821V
100糀
V
CCn
1 2
3 4
5  6  7
8
9 1011
ON1
TIMER
GATE1
V
OUT1
PWRGD1
ON2
GATE2
UVLO
INITIAL
TIMING
RESET
V
OUT2
V
CCn(UVL)
0.851V
0.821V
0.4V
1.234V
20糀
100糀
DISCHARGE
BY LOAD
DISCHARGE
BY LOAD
4221 F03
20糀
9.5糀
9.5糀
V
TH
0.851V
V
TH
V
FB1
= 0.620V
V
FB1
= 0.617V
CHANNEL 1
START-UP
CHANNEL 2
START-UP
CHANNEL 1 OFF
CHANNEL 2 NORMAL
NORMAL
OFF
1.9糀
APPLICATIO S I FOR ATIO
U
U
U
Figure 3. Sequential Power On/Off Timing Waveforms
相關(guān)PDF資料
PDF描述
LTC4222CG#PBF IC CTRLR DUAL HOT SWAP 36-SSOP
LTC4223CDHD-2#PBF IC CNTRLR HOT SWAP DUAL 16-DFN
LTC4224IDDB-2#TRPBF IC CNTRLR HOT SWAP DUAL 10-DFN
LTC4225IGN-1#PBF IC CONTROLLER HOT SWAP 24-SSOP
LTC4230CGN#TRPBF IC CONTRLLR HOT SWAP TRPL 20SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC4222 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual Hot Swap Controller
LTC4222_12 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual Hot Swap Controller
LTC4222CG#PBF 功能描述:IC CTRLR DUAL HOT SWAP 36-SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 標(biāo)準(zhǔn)包裝:50 系列:- 類型:熱交換控制器 應(yīng)用:-48V 遠(yuǎn)程電力系統(tǒng),AdvancedTCA ? 系統(tǒng),高可用性 內(nèi)部開(kāi)關(guān):無(wú) 電流限制:可調(diào) 電源電壓:11.5 V ~ 14.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:10-TFSOP,10-MSOP(0.118",3.00mm 寬) 供應(yīng)商設(shè)備封裝:10-MSOP 包裝:管件
LTC4222CG#TRPBF 功能描述:IC CTRLR DUAL HOT SWAP 36-SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:119 系列:- 類型:熱交換控制器 應(yīng)用:通用型,PCI Express? 內(nèi)部開(kāi)關(guān):無(wú) 電流限制:- 電源電壓:3.3V,12V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-TQFP 供應(yīng)商設(shè)備封裝:80-TQFP(12x12) 包裝:托盤 產(chǎn)品目錄頁(yè)面:1423 (CN2011-ZH PDF)
LTC4222CG-TRPBF 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual Hot Swap Controller with I2C Compatible Monitoring