參數(shù)資料
型號(hào): LTC2274IUJ#TR
廠商: LINEAR TECHNOLOGY CORP
元件分類: ADC
英文描述: 1-CH 16-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC40
封裝: 6 X 6 MM, PLASTIC, QFN-40
文件頁(yè)數(shù): 8/40頁(yè)
文件大?。?/td> 897K
代理商: LTC2274IUJ#TR
LTC2274
16
2274fb
DEFINITIONS
a D16.2 will be transmitted after the comma, otherwise
a D5.6 will be transmitted. The result is that the ending
disparity of an idle ordered set will always be negative.
Initial Frame Synchronization
The process of communicating frame synchronization
information to the receiver upon the request of the receiver.
For JESD204 compliance, K28.5 commas are transmitted
as the preamble. Once the preamble has been detected
the receiver terminates the synchronization request, and
the preamble transmission continues until the end of the
frame. The receiver designates the rst normal data word
after the preamble to be the start of the data frame.
Octet
The 8-bit input to an 8B/10B encoder, or the 8-bit output
from an 8B/10B decoder.
Run-Length Limited (RLL)
The act of limiting the number of consecutive 1’s or 0’s
in a data stream by encoding the data prior to serial
transmission.
This process guarantees that there will be an adequate
number of transitions in the serial data for the receiver
to lock onto with a phase-locked loop and recover the
high-speed clock.
Running Disparity
In order to maintain DC balance there are two possible
8B/10B output code-groups for each input octet. The
running disparity is calculated to determine which of the
two code-groups should be transmitted to maintain DC
balance.
The disparity of a code-group is analyzed in two segments
called sub-blocks. Sub-block1 consists of the rst six bits
of a code-group and sub-block2 consists of the last four
bits of a code-group. When a sub-block is more heavily
weighted with 1’s the running disparity is positive, and when
it is more heavily weighted with 0’s the running disparity
is negative. When the number of 1’s and 0’s are equal in a
sub-block, the running disparity remains unchanged.
The polarity of the current running disparity determines
which code-group should be transmitted to maintain DC
balance. For a complete description of disparity rules, refer
to IEEE Std 802.3-2002 part3, Clause 36.2.4.4.
Pseudo Random Bit Sequence (PRBS)
A data sequence having a random nature over a nite
interval. The most commonly used PRBS test patterns
may be described by a polynomial in the form of 1 + xm +
xn and have a random nature for the length of up to 2n – 1
bits, where n indicates the order of the PRBS polynomial
and m plays a role in maximizing the length of the random
sequence.
Scrambler
A logic block that applies a pseudo random bit sequence
to the input octets to minimize the tonal content of the
high-speed serial bit stream.
相關(guān)PDF資料
PDF描述
LTC2274IUJ 1-CH 16-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC40
LTC2285IUP#3CGPBF PROPRIETARY METHOD ADC, PQCC64
LTC2305CDE#PBF 2-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO12
LTC2305CMS#PBF 2-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO12
LTC2305IDE#PBF 2-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO12
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC2274IUJ-TRPBF 制造商:LINER 制造商全稱:Linear Technology 功能描述:16-Bit, 105Msps Serial Output ADC
LTC2274UJ 制造商:LINER 制造商全稱:Linear Technology 功能描述:16-Bit, 105Msps Serial Output ADC
LTC2280 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual 10-Bit, 105Msps Low Noise 3V ADC
LTC2280CUP 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual 10-Bit, 105Msps Low Noise 3V ADC
LTC2280CUP#PBF 功能描述:IC ADC DUAL 10BIT 105MSPS 64-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端,單極;1 個(gè)單端,雙極