參數(shù)資料
型號(hào): LTC2274IUJ#TR
廠商: LINEAR TECHNOLOGY CORP
元件分類: ADC
英文描述: 1-CH 16-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC40
封裝: 6 X 6 MM, PLASTIC, QFN-40
文件頁(yè)數(shù): 1/40頁(yè)
文件大小: 897K
代理商: LTC2274IUJ#TR
LTC2274
1
2274fb
TYPICAL APPLICATION
FEATURES
APPLICATIONS
DESCRIPTION
16-Bit, 105Msps Serial
Output ADC
The LTC2274 is a 105Msps, 16-bit A/D converter with
a high speed serial interface. It is designed for digitizing
high frequency, wide dynamic range signals with an input
bandwidth of 700MHz. The input range of the ADC can
be optimized using the PGA front end. The output data is
serialized according to the JEDEC Serial Interface for Data
Converters specication (JESD204).
The LTC2274 is perfect for demanding applications where
it is desirable to isolate the sensitive analog circuits from
the noisy digital logic. The AC performance includes a
77.7dB Noise Floor and 100dB spurious free dynamic range
(SFDR). Ultra low internal jitter of 80fs RMS allows under-
sampling of high input frequencies with excellent noise
performance. Maximum DC specs include ±4.5LSB INL
and ±1LSB DNL (no missing codes) over temperature.
The encode clock inputs, ENC+ and ENC, may be driven
differentially or single-ended with a sine wave, PECL,
LVDS, TTL or CMOS inputs. A clock duty cycle stabilizer
allows high performance at full speed with a wide range
of clock duty cycles.
L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear
Technology Corporation. All other trademarks are the property of their respective owners.
n High Speed Serial Interface (JESD204)
n Sample Rate: 105Msps
n 77.7dBFS Noise Floor
n 100dB SFDR
n SFDR >82dB at 250MHz (1.5VP-P Input Range)
n PGA Front End (2.25VP-P or 1.5VP-P Input Range)
n 700MHz Full Power Bandwidth S/H
n Optional Internal Dither
n Single 3.3V Supply
n Power Dissipation: 1300mW
n Clock Duty Cycle Stabilizer
n Pin Compatible Family
105Msps: LTC2274
80Msps: LTC2273
65Msps: LTC2272
n 40-Pin 6mm
× 6mm QFN Package
n Telecommunications
n Receivers
n Cellular Base Stations
n Spectrum Analysis
n Imaging Systems
n ATE
+
S/H
AMP
CORRECTION
LOGIC
8B/10B
ENCODER
16-BIT
PIPELINED
ADC CORE
INTERNAL ADC
REFERENCE
GENERATOR
1.25V
COMMON MODE
BIAS VOLTAGE
CLOCK/DUTY
CYCLE
CONTROL
SCRAMBLER/
PATTERN
GENERATOR
PLL
20X
ENC+
ENC
VCM
ANALOG
INPUT
2274 TA01
SYNC+
SYNC
OVDD
3.3V
1.2V TO 3.3V
3.3V
FAM
ASIC OR FPGA
SENSE
CLOCK
2.2μF
PAT1 PAT0
SRR1
SRR0
SCRAM
SHDN
MSBINV
DITH
PGA
0.1μF
VDD
GND
AIN
+
AIN
CMLOUT+
CMLOUT
16
20
+
SERIALIZER
SERIAL
RECEIVER
50Ω
128k Point FFT, fIN = 4.93MHz,
–1dBFS, PGA = 0
FREQUENCY (MHz)
0
AMPLITUDE
(dBFS)
10
20
30
40
50
2274 TA01b
–130
–120
–110
–100
–90
–80
–70
–60
–50
–40
–30
–20
–10
0
相關(guān)PDF資料
PDF描述
LTC2274IUJ 1-CH 16-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC40
LTC2285IUP#3CGPBF PROPRIETARY METHOD ADC, PQCC64
LTC2305CDE#PBF 2-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO12
LTC2305CMS#PBF 2-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO12
LTC2305IDE#PBF 2-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO12
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC2274IUJ-TRPBF 制造商:LINER 制造商全稱:Linear Technology 功能描述:16-Bit, 105Msps Serial Output ADC
LTC2274UJ 制造商:LINER 制造商全稱:Linear Technology 功能描述:16-Bit, 105Msps Serial Output ADC
LTC2280 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual 10-Bit, 105Msps Low Noise 3V ADC
LTC2280CUP 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual 10-Bit, 105Msps Low Noise 3V ADC
LTC2280CUP#PBF 功能描述:IC ADC DUAL 10BIT 105MSPS 64-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端,單極;1 個(gè)單端,雙極