參數(shù)資料
型號(hào)： LTC2184IUP#TRPBF
廠商： LINEAR TECHNOLOGY CORP
元件分類： ADC
英文描述： 2-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64
封裝： 9 X 9 MM, LEAD FREE, PLASTIC, MO-220WNJR-5, QFN-64
文件頁(yè)數(shù)： 14/36頁(yè)
文件大?。?/td> 799K
代理商： LTC2184IUP#TRPBF
21
218543f
LTC2185/LTC2184/LTC2183
applicaTions inForMaTion
VREF
REFH
SENSE
C1
TIE TO VDD FOR 2V RANGE;
TIE TO GND FOR 1V RANGE;
RANGE = 1.6 VSENSE FOR
0.625V < VSENSE < 1.300V
1.25V
REFL
INTERNAL ADC
HIGH REFERENCE
BUFFER
218543 F08a
LTC2185
5
0.8x
DIFF AMP
INTERNAL ADC
LOW REFERENCE
C1: 2.2F LOW INDUCTANCE
INTERDIGITATED CAPACITOR
TDK CLLE1AX7S0G225M
MURATA LLA219C70G225M
AVX W2L14Z225M
OR EQUIVALENT
1.25V BANDGAP
REFERENCE
0.625V
RANGE
DETECT
AND
CONTROL
2.2F
C2
0.1F
C3
0.1F
+
–
+
Figure 8a. Reference Circuit
SENSE
1.25V
EXTERNAL
REFERENCE
2.2F
1F
VREF
218543 F09
LTC2185
Figure 9. Using an External 1.25V Reference
REFH
REFL
218543 F08b
LTC2185
CAPACITORS ARE 0402 PACKAGE SIZE
C3
0.1F
C1
2.2F
C2
0.1F
Figure 8b. Alternative REFH/REFL Bypass Circuit
Figure 8c. Recommended Layout for the REFH/REFL
Bypass Circuit in Figure 8a
At sample rates below 110Msps an interdigitated capaci-
tor is not necessary for good performance and C1 can
be replaced by a standard 2.2F capacitor between REFH
and REFL (see Figure 8b). The capacitors should be as
close to the pins as possible (not on the back side of the
circuit board).
Figure 8c and Figure 8d show the recommended circuit
board layout for the REFH/REFL bypass capacitors. Note
that in Figure 8c, every pin of the interdigitated capacitor
(C1)isconnectedsincethepinsarenotinternallyconnected
Figure 8d. Recommended Layout for the REFH/REFL Bypass
Circuit in Figure 8b.
Encode Input
The signal quality of the encode inputs strongly affects
the A/D noise performance. The encode inputs should
be treated as analog signals – do not route them next to
digital traces on the circuit board. There are two modes
of operation for the encode inputs: the differential encode
mode (Figure 10), and the single-ended encode mode
(Figure 11).
The differential encode mode is recommended for si-
nusoidal, PECL, or LVDS encode inputs (Figure 12 and
Figure 13). The encode inputs are internally biased to 1.2V
in some vendors’ capacitors. In Figure 8d the REFH and
REFL pins are connected by short jumpers in an internal
layer. To minimize the inductance of these jumpers they
can be placed in a small hole in the GND plane on the
second board layer.
相關(guān)PDF資料
PDF描述
LTC2183CUP#TRPBF 2-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64
LTC2184IUP#PBF 2-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64
LTC2185IUP#PBF 2-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64
LTC2183IUP#PBF 2-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64
LTC2184CUP#TRPBF 2-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC2185 制造商:LINER 制造商全稱:Linear Technology 功能描述:30MHz to 1.4GHz IQ Demodulator
LTC2185CUP#PBF 制造商:Linear Technology 功能描述:ADC Dual 125Msps 16-bit Parallel/Serial (SPI)/LVDS 64-Pin QFN EP 制造商:Linear Technology 功能描述:IC ADC 16BIT 125M SRL/PAR 64-QFN
LTC2185CUP#PBF-ES 制造商:Linear Technology 功能描述:ADC Dual 125Msps 16-bit Parallel/Serial (SPI)/LVDS 64-Pin QFN EP
LTC2185CUP#TRPBF 制造商:Linear Technology 功能描述:ADC Dual 125Msps 16-bit Parallel/Serial (SPI)/LVDS 64-Pin QFN EP T/R 制造商:Linear Technology 功能描述:IC ADC 16BIT 125M SRL/PAR 64-QFN
LTC2185CUP#TRPBF-ES 制造商:Linear Technology 功能描述:ADC Dual 125Msps 16-bit Parallel/Serial (SPI)/LVDS 64-Pin QFN EP T/R
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*