- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄369841 > LSI53C810A LSI53C810A PCI to SCSI I/O Processor technical manual v2.1 3/01 PDF資料下載
參數(shù)資料
| 型號(hào)： | LSI53C810A |
| 英文描述： | LSI53C810A PCI to SCSI I/O Processor technical manual v2.1 3/01 |
| 中文描述： | LSI53C810A的PCI到SCSI I / O處理器技術(shù)手冊(cè)2.1 3 / 01 |
| 文件頁(yè)數(shù)： | 89/166頁(yè) |
| 文件大?。?/td> | 1330K |
| 代理商： | LSI53C810A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)當(dāng)前第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)
SAF-TE Module
3-41
External Interrupt 0 ISR –
If compile time options enable DMA data or
commands, this ISR clears the DMA interrupt register, otherwise null
routine.
To enable DMA data (commands), the #Define parameter
DMA_DATA_IN_ENABLED must be set to TRUE prior to compilation.
Note:
If DMA data or commands are enabled, DMA interrupts are
mapped to External Interrupt 0 and SCSI data transfers are
handled by the DMA processor instead of through direct
I/O. For more information, see the description of the
External Interrupt 1 ISR and SCSI data transfer sections.
Function Name:
ir_external0()
Return Value: None.
External Interrupt 1 ISR –
Initiation of SCSI data transfers between the
host and target result in the execution of this ISR. Depending on the
#define settings, the data transfers between the Initiator and the Target
(data memory) are performed by using DMA (see Figure 2.6 in the
LSI53C040 Enclosure Services Processor Technical Manual
) or by
software using a Programmed I/O Method (see Figure 2.7 in the
LSI53C040 Enclosure Services Processor Technical Manual
).
The ISR flow diagrams (see
Figure 3.2
and
Figure 3.3
below) validate
that the Target has been selected, the bus is not busy, and the ID bit has
been set. Failure of one or more of these conditions results in two
actions: an error message is sent to TRACER, and the ISR terminates.
Next the ISR determines the Initiator SCSI ID and checks the SCSI
control lines for a parity error. If any errors occur, the ISR sends an error
message to TRACER and terminates. The SCSI attention (ATN) control
line is then tested and these results are possible:
If high, the target switches to message phase out and checks to see
if the received byte (
rcv_byte
) is an Identify (0x80).
If
rcv_byte
is an Identify (0x80), the message is saved and the
code repeats until the ATN is low.
If
rcv_byte
is not an Identify (0x80), the received byte is checked
for the following cases:
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LSI53C810AE | LSI53C810AE single-chip PCI-SCSI controller |
| LSI53C825AE | LSI53C825AE single-chip PCI-SCSI controller |
| LSI53C860 | LSI53C860 PCI to Ultra SCSI I/O Processor technical manual v2.1 4/01 |
| LSI53C860E | Controller Miscellaneous - Datasheet Reference |
| LSI53C875A | LSI53C875A PCI to Ultra SCSI Controller technical manual v2.0 12/00 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LSI53C810AE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LSI53C810AE single-chip PCI-SCSI controller |
| LSI53C825A/825AE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LSI53C825A/825AE PCI to Ultra SCSI I/O Processor technical manual v3.1 1/01 |
| LSI53C825A-160QFP | 制造商:LSI Corporation 功能描述: |
| LSI53C825AE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LSI53C825AE single-chip PCI-SCSI controller |
| LSI53C825AJ-160QFP | 制造商:LSI Corporation 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。