參數資料
型號: LPC1317FHN33,551
廠商: NXP Semiconductors
文件頁數: 30/77頁
文件大?。?/td> 0K
描述: IC MCU 32BIT 64KB FLASH 33HVQFN
標準包裝: 260
系列: LPC13xx
核心處理器: ARM? Cortex?-M3
芯體尺寸: 32-位
速度: 72MHz
連通性: I²C,Microwire,SPI,SSI,SSP,UART/USART
外圍設備: 欠壓檢測/復位,POR,WDT
輸入/輸出數: 26
程序存儲器容量: 64KB(64K x 8)
程序存儲器類型: 閃存
EEPROM 大?。?/td> 4K x 8
RAM 容量: 10K x 8
電壓 - 電源 (Vcc/Vdd): 2 V ~ 3.6 V
數據轉換器: A/D 8x12b
振蕩器型: 內部
工作溫度: -40°C ~ 85°C
封裝/外殼: 32-VQFN 裸露焊盤
包裝: 托盤
其它名稱: 568-9599
LPC1315_16_17_45_46_47
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 3 — 20 September 2012
36 of 77
NXP Semiconductors
LPC1315/16/17/45/46/47
32-bit ARM Cortex-M3 microcontroller
7.18.6.3
Code security (Code Read Protection - CRP)
This feature of the LPC1315/16/17/45/46/47 allows user to enable different levels of
security in the system so that access to the on-chip flash and use of the Serial Wire
Debugger (SWD) and In-System Programming (ISP) can be restricted. When needed,
CRP is invoked by programming a specific pattern into a dedicated flash location. IAP
commands are not affected by the CRP.
In addition, ISP entry via the PIO0_1 pin can be disabled without enabling CRP. For
details see the LPC1315/16/17/45/46/47 user manual.
There are three levels of Code Read Protection:
1. CRP1 disables access to the chip via the SWD and allows partial flash update
(excluding flash sector 0) using a limited set of the ISP commands. This mode is
useful when CRP is required and flash field updates are needed but all sectors can
not be erased.
2. CRP2 disables access to the chip via the SWD and only allows full flash erase and
update using a reduced set of the ISP commands.
3. Running an application with level CRP3 selected fully disables any access to the chip
via the SWD pins and the ISP. This mode effectively disables ISP override using
PIO0_1 pin, too. It is up to the user’s application to provide (if needed) flash update
mechanism using IAP calls or call reinvoke ISP command to enable flash update via
the USART.
In addition to the three CRP levels, sampling of pin PIO0_1 for valid user code can be
disabled. For details see the LPC1315/16/17/45/46/47 user manual.
7.18.6.4
APB interface
The APB peripherals are located on one APB bus.
7.18.6.5
AHBLite
The AHBLite connects the CPU bus of the ARM Cortex-M3 to the flash memory, the main
static RAM, and the ROM.
7.18.6.6
External interrupt inputs
All GPIO pins can be level or edge sensitive interrupt inputs.
7.19 Emulation and debugging
Debug functions are integrated into the ARM Cortex-M3. Serial wire debug functions are
supported in addition to a standard JTAG boundary scan. The ARM Cortex-M0 is
configured to support up to four breakpoints and two watch points.
CAUTION
If level three Code Read Protection (CRP3) is selected, no future factory testing can be
performed on the device.
相關PDF資料
PDF描述
MS27467T23B35SA CONN PLUG 100POS STRAIGHT W/SCKT
MS27467E23B35SA CONN PLUG 100POS STRAIGHT W/SCKT
D38999/26MA98HN CONN PLUG 3POS STRAIGHT W/PINS
MS27467T13B98S CONN PLUG 10POS STRAIGHT W/SCKT
CS3106A-10SL-64S CONN PLUG 3POS STRAIGHT W/SCKT
相關代理商/技術參數
參數描述
LPC132CTP 功能描述:LED 光導管 Round Lightpipe 1.32" Clear RoHS:否 制造商:Bivar 產品:Light Pipes 顏色:Clear LED 大小: 主體形狀:Cylindrical 主體長度:0.125 in 材料:Polycarbonate
LPC132CTP-PK10 制造商:Visual Communications Company (VCC) 功能描述:Light Pipes
LPC1342 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:32-bit ARM Cortex-M3 microcontroller; up to 32 kB flash and 8 kB SRAM; USB device
LPC1342FBD48 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:32-bit ARM Cortex-M3 microcontroller; up to 32 kB flash and 8 kB SRAM; USB device
LPC1342FBD48,118 功能描述:8位微控制器 -MCU 32B ARM CORTEXM3 MCU 32KB FL 8KB SRAM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT