參數(shù)資料
型號(hào)： LMX2331A
廠商： National Semiconductor Corporation
英文描述： PLLatinum⑩ Dual Frequency Synthesizer for RF Personal Communications
中文描述： PLLatinum⑩雙頻率合成射頻個(gè)人通信
文件頁(yè)數(shù)： 15/17頁(yè)
文件大小： 392K
代理商： LMX2331A
Application Information
A block diagram of the basic phase locked loop is shown in Figure 1
LOOP GAIN EQUATIONS
A linear control system model of the phase feedback for a
PLL in the locked state is shown in Figure 2 The open loop
gain is the product of the phase comparator gain (K
φ
), the
VCO gain (K
/s), and the loop filter gain Z(s) divided by
the gain of the feedback counter modulus (N). The passive
loop filter configuration used is displayed in Figure 3 while
the complex impedance of the filter is given in Equation (2)
(1)
(2)
The time constants which determine the pole and zero fre-
quencies of the filter transfer function can be defined as
(3)
and
T2 = R2
C2
(4)
The 3rd order PLL Open Loop Gain can be calculated in
terms of frequency,
ω
, the filter time constants T1 and T2,
and the design constants K
φ
, K
VCO
, and N.
(5)
From Equation (3)we can see that the phase term will be de-
pendent on the single pole and zero such that the phase
margin is determined in Equation (6)
φ
(
ω
) = tan
1
(
ω
T2) tan
1
(
ω
T1) + 180
A plot of the magnitude and phase of G(s)H(s) for a stable
loop, is shown in Figure 4 with a solid trace. The parameter
φ
shows the amount of phase margin that exists at the point
the gain drops below zero (the cutoff frequency wp of the
loop). In a critically damped system, the amount of phase
margin would be approximately 45 degrees.
If we were now to redefine the cut off frequency, wp’, as
double the frequency which gave us our original loop band-
width, wp, the loop response time would be approximately
halved. Because the filter attenuation at the comparison fre-
quency also diminishes, the spurs would have increased by
approximately 6 dB. In the proposed Fastlock scheme, the
higher spur levels and wider loop filter conditions would exist
only during the initial lock-on phase— just long enough to
reap the benefits of locking faster. The objective would be to
open up the loop bandwidth but not introduce any additional
complications or compromises related to our original design
criteria. We would ideally like to momentarily shift the curve
of Figure 4 over to a different cutoff frequency, illustrated by
the dotted line, without affecting the relative open loop gain
and phase relationships. To maintain the same gain/phase
relationship at twice the original cutoff frequency, other terms
in the gain and phase Equations (5), (6)will have to compen-
sate by the corresponding “1/w” or “1/w
2
” factor. Examination
of Equations (3), (4), (6) indicates the damping resistor vari-
able R2 could be chosen to compensate the “w”’ terms for
the phase margin. This implies that another resistor of equal
value to R2 will need to be switched in parallel with R2 during
the initial lock period. We must also ensure that the magni-
tude of the open loop gain, H(s)G(s) is equal to zero at wp’=
2wp. K
, K
φ
, N, or the net product of these terms can be
changed by a factor of 4, to counteract the w
2
term present
in the denominator of Equations (3), (4) The K
φ
term was
chosen to complete the transformation because it can
readily be switch between 1X and 4X values. This is accom-
plished by increasing the charge pump output current from 1
mA in the standard mode to 4 mA in Fastlock.
(6)
DS012331-21
FIGURE 1. Basic Charge Pump Phase Locked Loop
DS012331-23
FIGURE 2. PLL Linear Model
DS012331-22
FIGURE 3. Passive Loop Filter
www.national.com
15
相關(guān)PDF資料
PDF描述
LMX2331 PLLatinum⑩ Low Power Dual Frequency Synthesizer for RF Personal Communications
LMX2331LTM PLLatinum⑩ Low Power Dual Frequency Synthesizer for RF Personal Communications
LMX2331LSLB PLLatinum⑩ Low Power Dual Frequency Synthesizer for RF Personal Communications
LMX2335UTMX PLLatinum Ultra Low Power Dual Frequency Synthesizer for RF Personal Communications
LMX2335USLBX PLLatinum Ultra Low Power Dual Frequency Synthesizer for RF Personal Communications
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LMX2331ATM 制造商:Texas Instruments 功能描述:
LMX2331ATMX 功能描述:IC FREQ SYNTH DUAL 20-TSSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:PLLatinum™ 標(biāo)準(zhǔn)包裝:39 系列:- 類(lèi)型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:*
LMX2331L 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:
LMX2331LSLB 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:PLLatinum⑩ Low Power Dual Frequency Synthesizer for RF Personal Communications
LMX2331LSLBX 制造商:Texas Instruments 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*