參數(shù)資料
型號(hào): LMK04033BEVAL/NOPB
廠商: National Semiconductor
文件頁(yè)數(shù): 26/65頁(yè)
文件大?。?/td> 0K
描述: BOARD EVALUATION LMK04033
標(biāo)準(zhǔn)包裝: 1
系列: PowerWise®
主要目的: 計(jì)時(shí),時(shí)鐘調(diào)節(jié)器
嵌入式:
已用 IC / 零件: LMK04033
主要屬性: LVPECL、2VPECL、LVDS 和 LVCMOS 輸出
次要屬性: 集成式 PLL 和 VCO
已供物品: 板,線纜,文檔
SNOSAZ8J – SEPTEMBER 2008 – REVISED SEPTEMBER 2011
Register R0 To R4
Registers R0 through R4 control the five clock outputs. Register R0 controls CLKout0, Register R1 controls
CLKout1, and so on. Aside from this, the functions of the bits in these registers are identical. The X in
CLKoutX_MUX, CLKoutX_DIV, CLKoutX_DLY, and CLKoutX_EN denote the actual clock output which may be
from 0 to 4.
CLKoutX_DIV: Clock Channel Divide Registers
Each of the five clock output channels (0 though 4) has a dedicated 8-bit divider followed by a fixed divide by 2
that is used to generate even integer related versions of the distribution path clock frequency (VCO Divider
output). If the VCO Divider value is even then the Channel Divider may be bypassed (See CLK Output Mux),
giving an effective divisor of 1 while preserving a 50% duty cycle output waveform.
Table 5. CLKoutX_DIV: Clock Channel Divide Values
CLKoutX_DIV [ 7:0 ]
Total Divide Value
b7
b6
b5
b4
b3
b2
b1
b0
0
invalid
0
1
2
0
1
0
4
0
1
6
0
1
0
8
0
1
0
1
10
-
--
-
1
510
EN_CLKoutX: Clock Channel Output Enable
Each Clock Output Channel may be either enabled or disabled via the Clock Output Enable control bits. Each
output enable control bit is gated with the Global Output Enable input pin (GOE) and Global Output Enable bit
(EN_CLKout_Global). The GOE pin provides an internal pull-up so that if it is unterminated externally, the clock
output states are determined by the Clock Output Enable Register bits. All clock outputs can be set to the low
state simultaneously if the GOE pin is pulled low by an external signal. If EN_CLKout_Global is programmed to 0
all outputs are turned off. If both GOE and EN_CLKout_Global are low the clock outputs are turned off.
Table 6. EN_CLKoutX: Clock Channel Output Enable Control Bits
BIT NAME
BIT = 1
BIT = 0
DEFAULT
EN_CLKout0
ON
OFF
EN_CLKout1
ON
OFF
EN_CLKout2
ON
OFF
ON
EN_CLKout3
ON
OFF
EN_CLKout4
ON
OFF
EN_CLKout_Global
According to individual channel
All EN_CLKout X = OFF
-
settings
Note the default state of CLKout2 is ON after power on or RESET assertion. The nominal frequency is 62 MHz
(LMK040x1) or 81 MHz (LMK040x3). This is based on a channel divide value of 12 and default VCO_DIV value
of 2. If an active CLKout2 at power on is inappropriate for the user’s application, the following method can be
employed to shut off CLKout2 during system initialization:
When the device is powered on, holding the GOE pin LOW will disable all clock outputs. The device can be
programmed while the GOE is held LOW. The state of CLKout2 can be altered during device programming
according to the user’s specific application needs. After device configuration is complete, the GOE pin should
be set HIGH to enable the active clock channels.
32
Copyright 2008–2011, Texas Instruments Incorporated
相關(guān)PDF資料
PDF描述
M3YYK-1036R IDC CABLE - MPD10K/MC10M/MPD10K
LMK04000BEVAL/NOPB BOARD EVAL PRECISION CLOCK PLL
3-1906052-1 CA 2MM OFNR 62.5/125,LC SEC BLU
PCX1C151MCL1GS CAP ALUM 150UF 16V 20% SMD
3-1906051-1 CA 2MM OFNR 62.5/125,LC SEC RED
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LMK04033BISQ 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Low-Noise Clock Jitter Cleaner with Cascaded PLLs
LMK04033BISQ/NOPB 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
LMK04033BISQE 制造商:Texas Instruments 功能描述:Clock Conditioner 48-Pin LLP EP T/R 制造商:Texas Instruments 功能描述:PRECISION CLOCK CONDITIONER, 48LLP
LMK04033BISQE/NOPB 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
LMK04033BISQX 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Low-Noise Clock Jitter Cleaner with Cascaded PLLs