- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄358809 > LM12434CIWM (NATIONAL SEMICONDUCTOR CORP) Sign Data Acquisition System with Serial I/O and Self-Calibration PDF資料下載
參數(shù)資料
| 型號(hào)： | LM12434CIWM |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 模擬信號(hào)調(diào)理 |
| 英文描述： | Sign Data Acquisition System with Serial I/O and Self-Calibration |
| 中文描述： | SPECIALTY ANALOG CIRCUIT, PDSO28 |
| 封裝： | SOP-28 |
| 文件頁(yè)數(shù)： | 63/80頁(yè) |
| 文件大?。?/td> | 1561K |
| 代理商： | LM12434CIWM |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)當(dāng)前第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)
7.0 Digital Interface
(Continued)
Burst read cycle:
A burst read cycle starts the same way
as a single read cycle, but the B bit in the command packet
is set to one, indicating a burst read cycle. After the first 16
bits of data carrying the command packet is written to the
DAS, the DAS begins to send out the data words from the
addressed register on the DR line repeatedly. Each data
word is preceded by an FSR pulse for synchronization. To
terminate a burst read cycle, the processor does a dummy
read from the configuration register during the last
data word. This dummy read should be started so that its
FSR pulse occurs during the 15th to 17th SCLK cycle of the
last data word as shown in Figure 15c. The dummy read
terminates the burst read cycle and shifts out the contents
of the configuration register on the DR line. This data can be
discarded. After transfer of the last data bit from the config-
uration register, the DAS is ready for a new communication
cycle to begin.
TL/H/11879–47
(a) Write Cycle
TL/H/11879–48
(b) Read Cycle
FIGURE 15. Timing Diagram for LM12434 and LM12
à
L
ó
438 TMS320 Serial Interface Mode
63
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LM12454 | General Purpose Controller Z84C15 |
| LM12454 | 12-Bit Sign Data Acquisition System with Self-Calibration |
| LM12454CIV | 12-Bit Sign Data Acquisition System with Self-Calibration |
| LM124AFK | CAP .0039UF 50V PPS FILM 1206 2% |
| LM324PT | OP-AMP|QUAD|BIPOLAR|TSSOP|14PIN|PLASTIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LM12438CIV | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Sign Data Acquisition System with Serial I/O and Self-Calibration |
| LM12438CIWM | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Sign Data Acquisition System with Serial I/O and Self-Calibration |
| LM12454 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:General Purpose Controller Z84C15 |
| LM12454_06 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:12-Bit + Sign Data Acquisition System with Self-Calibration |
| LM12454A WAF | 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。