6.0 Operational Information
(Continued)
FIFO REGISTER
(Read only):
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
Instruction Number
or Extended Sign
Sign
Conversion Result
D11–D0: Conversion Result:
For 12-bit
a
sign: 12-bit result value
For
8-bit
a
sign: D11–D4
e
result value, D3–D0
e
1110
D12:
Sign: Conversion result sign bit, 0
e
Positive, 1
e
Negative
D15–D13: Instruction number associated with the conversion result or the extended sign bit for 2’s complement arithmetic,
selected by bit D5 (Channel Mask) of the Configuration register.
INTERRUPT STATUS REGISTER
(Read only):
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
Number of Unread Results
in FIFO
Instruction Number
Being Executed
INST7
X
INST5
INST4
INST3
INST2
INST1
INST0
Bits
Y
0 to 7 are interrupt flags (vectors) that will be set to 1 when the following conditions occur. The bits are set to 1 whether
the interrupt is enabled or disabled in the Interrupt Enable register. The bits are reset to 0 when the register is read, or by a
device reset through the Configuration register.
D0:
INST0: Is set to 1 when a limit is passed in watchdog mode.
D1:
INST1: Is set to 1 when the sequencer has loaded the instruction number contained in bits D10, D9, and D8 of the
Interrupt Enable register.
D2:
INST2: Is set to 1 when number of conversion results in FIFO is equal to the programmed value (D15–D11) in the
Interrupt Enable Register.
D3:
INST3: Is set to 1 when an auto-zero cycle is completed.
D4:
INST4: Is set to 1 when a full calibraton cycle is completed.
D5:
INST5: Is set to 1 when a pause condition is encountered.
D6:
Don’t care.
D7:
INST7: Is set to 1 when the chip is returned from standby and is ready.
D10–D8: Holds the instruction number presently being executed or will be executed following a Pause or Timer delay.
D15–D11: Holds the number of conversion results that have been put in the FIFO but that have not yet been read by the user.
LIMIT STATUS REGISTER
(Read only):
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
Limit
Y
2: Status
Limit
Y
1: Status
The bits in this register are limit flags (vectors) that will be set to 1 when a limit is passed. The bits are associated to individual
instruction limits as indicated below.
D0: Limit
Y
1 of Instruction
Y
0 is passed.
D1: Limit
Y
1 of Instruction
Y
1 is passed.
D2: Limit
Y
1 of Instruction
Y
2 is passed.
D3: Limit
Y
1 of Instruction
Y
3 is passed.
D4: Limit
Y
1 of Instruction
Y
4 is passed.
D5: Limit
Y
1 of Instruction
Y
5 is passed.
D6: Limit
Y
1 of Instruction
Y
6 is passed.
D7: Limit
Y
1 of Instruction
Y
7 is passed.
D8: Limit
Y
2 of Instruction
Y
0 is passed.
D9: Limit
Y
2 of Instruction
Y
1 is passed.
D10: Limit
Y
2 of Instruction
Y
2 is passed.
D11: Limit
Y
2 of Instruction
Y
3 is passed.
D12: Limit
Y
2 of Instruction
Y
4 is passed.
D13: Limit
Y
2 of Instruction
Y
5 is passed.
D14: Limit
Y
2 of Instruction
Y
6 is passed.
D15: Limit
Y
2 of Instruction
Y
7 is passed.
FIGURE 9. Bit Assignments for LM12434 and LM12
à
L
ó
438 Internal Registers
(Continued)
33