參數(shù)資料
型號(hào): LFX1200B-03F900I
廠商: LATTICE SEMICONDUCTOR CORP
元件分類: FPGA
英文描述: The ispXPGA architecture
中文描述: FPGA, 3844 CLBS, 1250000 GATES, PBGA900
封裝: FPBGA-900
文件頁數(shù): 41/89頁
文件大?。?/td> 941K
代理商: LFX1200B-03F900I
Lattice Semiconductor
ispXPGA Family Data Sheet
41
Signal Descriptions
1
Signal Name
Signal Type
Description
General Purpose
BK
y
_IO
x
1,2
GCLK
n
/I
n
7
Input/Output
General purpose I/O number x in I/O Bank y
Global clock/input
8
Input
GSR
Input
Global Set/Reset
NC
No Connect
GND
GND
Ground
V
CC
V
CCJ
V
CCO
y
V
REF
y
D
XN,
D
XP
VCC
Core logic power supply
VCC
IEEE 1149.1 TAP power supply
2
VCC
I/O Bank y power supply
2
Input
I/O Bank y reference voltage
Output
Temperature Sensing Diodes, provide a differential voltage, which
corresponds to the temperature of the device.
Test and Program/Con
fi
guration
TMS
Input
Test Mode Select
TCK
Input
Test Clock
TDI
Input
Test Data In
TDO
Output
Test Data Out
TOE
Input
Test Output Enable tri-states all I/O pins
CFG0
Input
Selects the SRAM memory con
fi
guration type (Peripheral or
E
2
CMOS Refresh)
Initiates download from E
2
CMOS or the peripheral port to SRAM
memory (active low)
PROGRAMb
Input
DONE
Bi-directional
Indicates when con
fi
guration is complete
INITb
Bi-directional
Indicates the device is ready for programming (active low)
READ
Input
Selects the READ operation when in sysCONFIG mode
CCLK
Input
sysCONFIG Con
fi
guration Clock
CSb
Input
sysCONFIG Chip Select (active low)
DATA[0:7]
sysCLOCK PLL
3
PLL_FBK
z
PLL_RST
z
CLK_OUT
z
PLL_LOCK
z
Bi-directional
sysCONFIG Peripheral Port Data I/O
Input
Optional external feedback
Input
Optional external M divider reset
Internal Signal Clock output (routable to any I/O)
Internal Signal Lock output (routable to any I/O)
GND
P
V
CCP
sysHSI Block
4, 5
HSI
m
A_SINP, HSI
m
B_SINP
HSI
m
A_SINN, HSI
m
B_SINN
HSI
m
A_SOUTP, HSI
m
B_SOUTP
HSI
m
A_SOUTN, HSI
m
B_SOUTN
HSI
m
A_LOSS, HSI
m
B_LOSS
HSI
m
A_SYDT, HSI
m
B_SYDT
HSI
m
A_RECCLK, HSI
m
B_RECCLK
HSI
m
A_CDRLOCK, HSI
m
B_CDRLOCK
GND
PLL Ground
VCC
PLL power supply
Input
P-side of differential serial data input
Input
N-side of differential serial data input
Output
P-side of differential serial data output
Output
N-side of differential serial data output
Internal Signal Detects loss of signal
Internal Signal Symbol alignment detect
Internal Signal Recovered clock
Internal Signal Indicates when the CDR circuit is locked
相關(guān)PDF資料
PDF描述
LFX1200B-04F900C The ispXPGA architecture
LFX1200C-4F900C The ispXPGA architecture
LFX125B-4F900C The ispXPGA architecture
LFX200B-4F900C The ispXPGA architecture
LFX500B-4F900C The ispXPGA architecture
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LFX1200B-03FE680C 功能描述:FPGA - 現(xiàn)場可編程門陣列 15376 LUT-4 496 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
LFX1200B-03FEN680C 功能描述:FPGA - 現(xiàn)場可編程門陣列 1.25M Gt ispJTAG 2. 5/3.3V -3 Spd RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
LFX1200B-03FEN680C2 功能描述:FPGA - 現(xiàn)場可編程門陣列 15376 LUT-4 496 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
LFX1200B-04F900C 功能描述:FPGA - 現(xiàn)場可編程門陣列 15376 LUT-4 496 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
LFX1200B-04FE680C 功能描述:FPGA - 現(xiàn)場可編程門陣列 15376 LUT-4 496 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256