參數(shù)資料
型號(hào): LFEC6E-5F484C
廠商: LATTICE SEMICONDUCTOR CORP
元件分類: FPGA
英文描述: 30V N-Channel PowerTrench MOSFET
中文描述: FPGA, 768 CLBS, 6100 GATES, 420 MHz, PBGA484
封裝: 23 X 23 MM, FPBGA-484
文件頁數(shù): 54/117頁
文件大?。?/td> 557K
代理商: LFEC6E-5F484C
3-18
DC and Switching Characteristics
LatticeECP/EC Family Data Sheet
Lattice Semiconductor
EBR Memory Timing Diagrams
Figure 3-9. Read/Write Mode (Normal)
Note: Input data and address are registered at the positive edge of the clock and output data appears after the positive edge of the clock.
Figure 3-10. Read/Write Mode with Input and Output Registers
A0
A1
A0
A1
D0
D1
DOA
A0
t
ACCESS
t
ACCESS
t
SU
t
H
D0
D1
D0
DIA
ADA
WEA
CSA
CLKA
A0
A1
A0
A0
D0
D1
D0
D0
DOA
output is only updated during a read cycle
A1
D1
D0
D1
Mem(n) data from previous read
Mem(n) data from previous read
DIA
ADA
WEA
CSA
CLKA
DOA
DOA (Regs)
t
SU
t
H
t
ACCESS
t
ACCESS
相關(guān)PDF資料
PDF描述
LFEC6E-5F484I Octal D-type Edge-Triggered Flip-Flops With 3-State Outputs 20-TVSOP -40 to 85
LFEC6E-5F900I Octal D-type Edge-Triggered Flip-Flops With 3-State Outputs 20-TVSOP -40 to 85
LFEC6E-5T100C Octal D-type Edge-Triggered Flip-Flops With 3-State Outputs 20-TVSOP -40 to 85
LFEC6E-5T100I Octal D-type Edge-Triggered Flip-Flops With 3-State Outputs 20-SOIC -40 to 85
LFECP33E-4F256I 12-Bit, 400 kSPS ADC, Serial Out, TMS320 Compatible (up to 10MHz), Single Ch. Pseudo-differential 8-SOIC -40 to 85
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LFEC6E-5F484I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC6E-5F672C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC6E-5F672I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC6E-5F900C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC6E-5F900I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet