- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358741 > LAN91C100 (SMSC Corporation) FEAST⑩ Fast Ethernet Controller PDF資料下載
參數(shù)資料
| 型號： | LAN91C100 |
| 廠商： | SMSC Corporation |
| 英文描述： | FEAST⑩ Fast Ethernet Controller |
| 中文描述： | 宴⑩快速以太網(wǎng)控制器 |
| 文件頁數(shù)： | 72/101頁 |
| 文件大小： | 312K |
| 代理商： | LAN91C100 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁當(dāng)前第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁
72
APPLICATION CONSIDERATIONS
The LAN91C100 is envisioned to fit a few
different bus types. This section describes the
basic guidelines, system level implications and
sample configurations for the most relevant bus
types. All applications are based on buffered
architectures with a private SRAM bus.
FAST ETHERNET SLAVE ADAPTER
Slave non-intelligent board implementing 100
Mbps and 10 Mbps speeds.
Adapter requires:
a)
b) Four SRAMs (32k x 8 - 25ns)
c) Serial EEPROM (93C46)
d) 10 Mbps ENDEC and transceiver chip
LAN91C100 Fast Ethernet Controller
e) 100 Mbps MII compliant PHY
f)
Some bus specific glue logic
Target systems:
a)
VL Local Bus 32 bit systemsa)
Local Bus 32 bit systems) VL
Bus 32 bit systems)
Bus 32 bit systems
High-end ISA machines
EISA 32 bit slave
VL
Local
Local
VL
b)
c)
VL Local Bus 32 Bit Systems
On VL Local Bus and other 32 bit embedded
systems, the LAN91C100 is accessed as a 32
bit peripheral in terms of the bus interface. All
registers except the DATA REGISTER will be
accessed using byte or word instructions.
Accesses to the DATA REGISTER could use
byte, word, or dword instructions.
Table 3 - VL Local Bus Signal Connections
VL BUS
SIGNAL
A2-A15
LAN91C100
SIGNAL
NOTES
A2-A15
Address bus used for I/O space and register decoding,
latched by nADS rising edge, and transparent on nADS low
time
M/nIO
AEN
Qualifies valid I/O decoding - enabled access when low.
This signal is latched by nADS rising edge and transparent
on nADS low time
W/nR
W/nR
Direction of access. Sampled by the LAN91C100 on first
rising clock that has nCYCLE active. High on writes, low on
reads.
nRDYRTN
nRDYRTN
Ready return. Direct connection to VL bus.
nLRDY
nSRDY
and some logic
nSRDY has the appropriate functionality and timing to
create the VL nLRDY except that nLRDY behaves like an
open drain output most of the time.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LAN91C110 | FEAST FAST ETHERNET CONTROLLER FOR PCMCIA AND GENERIC 16-BIT APPLICATIONS |
| LAN91C96(100TQFP) | LAN Node Controller |
| LAN91C96(100QFP) | LAN Node Controller |
| LAN91C95 | LAN Node Controller |
| LAN91C100FD(208TQFP) | LAN Node Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LAN91C100FD | 制造商:- 功能描述: 制造商:SMSC 功能描述: |
| LAN91C100-FD | 制造商:SMSC 制造商全稱:SMSC 功能描述:FEAST Fast Ethernet Controller with Full Duplex Capability |
| LAN91C100FD(208PQFP) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| LAN91C100FD(208TQFP) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| LAN91C100FD_06 | 制造商:SMSC 制造商全稱:SMSC 功能描述:FEAST Fast Ethernet Controller with Full Duplex Capability |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。