參數(shù)資料
型號(hào)： LAN91C100
廠商： SMSC Corporation
英文描述： FEAST⑩ Fast Ethernet Controller
中文描述： 宴⑩快速以太網(wǎng)控制器
文件頁(yè)數(shù)： 24/101頁(yè)
文件大小： 312K
代理商： LAN91C100
24
I/O SPACE - BANK 0
OFFSET
2
NAME
EPH STATUS REGISTER
TYPE
READ ONLY
SYMBOL
EPHSR
This register stores the status of the last frame transmitted. This register value, upon individual
transmit packet completion, is stored as the first word in the memory area allocated to the packet.
Packet interrupt processing should use the copy in memory as the register itself will be updated by
subsequent packet transmissions. The register can be used for real time values (like TXENA and
LINK OK). If TXENA is cleared the register holds the last packet completion status.
HIGH
BYTE
TX UNRN
LINK_OK
RX_OVRN
CTR_ROL
EXC_DEF
LOST
CARR
LATCOL
0
-nLNK Pin
0
0
0
0
0
X
LOW
BYTE
TX DEFR
LTX BRD
SQET
16COL
LTX MULT
MUL COL
SNGL
COL
TX_SUC
0
0
0
0
0
0
0
0
TXUNRN Transmit Under Run. Set if under run
occurs, it also clears TXENA bit in TCR.
Cleared by setting TXENA high. This bit should
never be set under normal operation.
LINK_OK General purpose input port driven by
nLNK pin inverted. Typically used for LINK
Test. A transition on the value of this bit
generates an interrupt.
RX_OVRN Upon FIFO overrun, the receiver
asserts this bit and clears the FIFO. The
receiver stays enabled. After a valid preamble
has been detected on a subsequent frame,
RX_OVRN is de-asserted. The RX_OVRN INT
bit in the Interrupt Status Register will also be
set and stay set until cleared by the CPU. Note
that receive overruns could occur only if receive
memory allocations fail.
CTR_ROL Counter Roll Over. When set, one
or more 4-bit counters have reached maximum
count (15). Cleared by reading the ECR
register.
EXC_DEF Excessive Deferral. When set
last/current transmit was deferred for more than
1518 * 2 byte times. Cleared at the end of every
packet sent.
LOST_CARR Lost Carrier Sense. When set,
indicates that Carrier Sense was not present at
end of preamble. Valid only if MON_CSN is
enabled. This condition causes TXENA bit in
TCR to be reset. Cleared by setting TXENA bit
in TCR.
LATCOL Late collision detected on last transmit
frame. If set, a late collision was detected (later
than 64 byte times into the frame). When
detected, the transmitter JAMs and turns itself
off, clearing the TXENA bit in TCR. Cleared by
setting TXENA in TCR.
TX_DEFR Transmit Deferred. When set,
carrier was detected during the first 6.4
μ
sec of
the inter frame gap. Cleared at the end of every
packet sent.
LTX_BRD Last transmit frame was a broadcast.
相關(guān)PDF資料
PDF描述
LAN91C110 FEAST FAST ETHERNET CONTROLLER FOR PCMCIA AND GENERIC 16-BIT APPLICATIONS
LAN91C96(100TQFP) LAN Node Controller
LAN91C96(100QFP) LAN Node Controller
LAN91C95 LAN Node Controller
LAN91C100FD(208TQFP) LAN Node Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LAN91C100FD 制造商:- 功能描述: 制造商:SMSC 功能描述:
LAN91C100-FD 制造商:SMSC 制造商全稱:SMSC 功能描述:FEAST Fast Ethernet Controller with Full Duplex Capability
LAN91C100FD(208PQFP) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller
LAN91C100FD(208TQFP) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller
LAN91C100FD_06 制造商:SMSC 制造商全稱:SMSC 功能描述:FEAST Fast Ethernet Controller with Full Duplex Capability
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*