- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377598 > L64767 (LSI CORP) SMATV（Satellite Master Antenna Television） QAM Encoder(衛(wèi)星主天線電視正交振幅調(diào)制編碼器) PDF資料下載
參數(shù)資料
| 型號： | L64767 |
| 廠商： | LSI CORP |
| 元件分類： | 消費家電 |
| 英文描述： | SMATV（Satellite Master Antenna Television） QAM Encoder(衛(wèi)星主天線電視正交振幅調(diào)制編碼器) |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| 封裝： | MQUAD-100 |
| 文件頁數(shù)： | 16/32頁 |
| 文件大?。?/td> | 298K |
| 代理商： | L64767 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
16
L64767 SMATV QAM Encoder
TRST
JTAG Test Reset
When HIGH, this level-sensitive data signal resets the
JTAG unit. In default normal operational mode, TRST is
LOW.
Input
Microprocessor Interface Signals
This section describes the microprocessor interface signals of the L64767.
ADR[3:0]
Address for Internal Registers
This is a level-sensitive, 4-bit address bus the L64767
uses along with the 8-bit data bus DATA[7:0], a read/write
strobe (READ), a chip select strobe (CS_N), and an
address strobe (AS_N) to read and write internal
registers. The address lines are used to select among
internal registers.
Input
AS_N
Address Strobe
This is an active LOW address strobe input signal. It
latches the address on the ADR[3:0] bus on the falling
edge.
Input
CS_N
Chip Select
This is an active LOW chip select strobe input signal.
During a read cycle, CS_N must be LOW to access the
on-chip data registers. The controller can latch the data
from the L64767 with the rising edge of CS_N. During a
write cycle, CS_N must go active LOW prior to data being
valid from the controller to the L64767. After the data has
met the minimum setup time, CS_N HIGH will strobe the
data. There is a minimum write time to allow for internal
synchronization.
Input
DATA[7:0]
Data Bus [7:0]
This is a level-sensitive data signal. The bidirectional data
bus is used for input when writing data to the chip, and
as output when the chip is read. When not being read or
written, the data lines are 3-stated.
Bidirectional
DTACK_N
Data Acknowledge
This is an active LOW output signal indicating that the
transaction on the data bus is completed.
Output
相關PDF資料 |
PDF描述 |
|---|---|
| L64780 | DVB-T COFDM Demodulator(對地數(shù)字視頻廣播 正交編碼頻率分割多路處理解調(diào)器) |
| L652DU12RE | 128 Megabit (16 M x 8-Bit) CMOS 3.0 Volt-only Uniform Sector Flash Memory with VersatileIO⑩ Control |
| L652DU12RF | 128 Megabit (16 M x 8-Bit) CMOS 3.0 Volt-only Uniform Sector Flash Memory with VersatileIO⑩ Control |
| L652DU12RI | 128 Megabit (16 M x 8-Bit) CMOS 3.0 Volt-only Uniform Sector Flash Memory with VersatileIO⑩ Control |
| L652DU12RK | 128 Megabit (16 M x 8-Bit) CMOS 3.0 Volt-only Uniform Sector Flash Memory with VersatileIO⑩ Control |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| L64767MC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| L64767WE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:RF Modulator |
| L64777 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:L64777 DVB QAM Modulator technical manual 6/00 |
| L64780 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:L64780 DVB-T COFDM Demodulator technical manual 2/00 |
| L64781 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip COFDM Receiver |
發(fā)布緊急采購，3分鐘左右您將得到回復。