- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377598 > L64767 (LSI CORP) SMATV（Satellite Master Antenna Television） QAM Encoder(衛(wèi)星主天線電視正交振幅調(diào)制編碼器) PDF資料下載
參數(shù)資料
| 型號： | L64767 |
| 廠商： | LSI CORP |
| 元件分類： | 消費家電 |
| 英文描述： | SMATV（Satellite Master Antenna Television） QAM Encoder(衛(wèi)星主天線電視正交振幅調(diào)制編碼器) |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| 封裝： | MQUAD-100 |
| 文件頁數(shù)： | 12/32頁 |
| 文件大?。?/td> | 298K |
| 代理商： | L64767 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
12
L64767 SMATV QAM Encoder
DVALIDIN
Clock Enable Input
This is an active HIGH, level-sensitive data signal. When
HIGH, the L64767 accepts data from DIN[7:0] on a
continuous basis. When LOW, the L64767 halts data
input to the internal FIFO buffer and other data processing
blocks. No new input from the DIN[7:0] pins is accepted.
Input
ERRORIN
Error Detection Flag
This is an active HIGH, level-sensitive data signal. When
an uncorrectable error occurs, ERRORIN is HIGH. The
L64767 checks the status of ERRORIN at the first bit of
a frame. If an error has occurred, the ERRORIN status is
copied to the MPEG-2 error indication bit if required.
Input
FSTARTIN
External Sync Frame Start
This is an active HIGH, level-sensitive data signal. Driving
FSTARTIN to HIGH marks the beginning of an MPEG-2
transport packet. If the incoming bitstream contains no
unique synchronization words, you must use this pin to
indicate the frame start. Synchronization with FSTARTIN
is forced into the chip and is not flywheel stabilized. If the
sync insertion mode is programmed, the L64767 regen-
erates sync information and inserts it into the data stream
as programmed by the microprocessor interface.
Input
ICLK
Input Clock
This is a positive, edge-triggered input clock. The L64767
samples inputs DIN[7:0], DVALIDIN, ERRORIN, FSTARTIN,
and SSTARTIN on ICLK’s rising edge. ICLK is either a
byte clock or a bit clock, depending on the programming
of SERIN (bit 7 of Register 0).
Input
SSTARTIN
Sync Sequence Start
This is an active HIGH signal that marks the beginning of
a new, fully reset sequence. If the signal’s falling edge is
evaluated, all internal sequences (inverted sync,
scrambler, interleaver, and differential encoder) are
restarted with the next block start. If SSTARTIN is never
asserted, all internal sequences run free after the reset.
This pin has an internal pull-down resistor.
Input
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| L64780 | DVB-T COFDM Demodulator(對地數(shù)字視頻廣播 正交編碼頻率分割多路處理解調(diào)器) |
| L652DU12RE | 128 Megabit (16 M x 8-Bit) CMOS 3.0 Volt-only Uniform Sector Flash Memory with VersatileIO⑩ Control |
| L652DU12RF | 128 Megabit (16 M x 8-Bit) CMOS 3.0 Volt-only Uniform Sector Flash Memory with VersatileIO⑩ Control |
| L652DU12RI | 128 Megabit (16 M x 8-Bit) CMOS 3.0 Volt-only Uniform Sector Flash Memory with VersatileIO⑩ Control |
| L652DU12RK | 128 Megabit (16 M x 8-Bit) CMOS 3.0 Volt-only Uniform Sector Flash Memory with VersatileIO⑩ Control |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| L64767MC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| L64767WE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:RF Modulator |
| L64777 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:L64777 DVB QAM Modulator technical manual 6/00 |
| L64780 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:L64780 DVB-T COFDM Demodulator technical manual 2/00 |
| L64781 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip COFDM Receiver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。