參數(shù)資料
型號(hào): L64704
廠商: LSI Corporation
英文描述: Satellite Decoder Which Contains A BPSK/QPSK Demodulator And A Concatenated FEC Decoder(衛(wèi)星信號(hào)譯碼器(包含BPSK/QPSK 解調(diào)器和FEC解碼器))
中文描述: 衛(wèi)星解碼器,其中載有的BPSK / QPSK調(diào)制解調(diào)器和FEC解碼器級(jí)聯(lián)(衛(wèi)星信號(hào)譯碼器(包含的BPSK / QPSK調(diào)制解調(diào)器和前向糾錯(cuò)解碼器))
文件頁(yè)數(shù): 184/220頁(yè)
文件大?。?/td> 1640K
代理商: L64704
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)當(dāng)前第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)
A-4
Programming the L64704 Using the Serial Bus Protocol
A.2
Programming
the Slave
Address Using
the Serial Bus
Interface
A general call (Master does a start condition followed by eight 0’s as
shown in
Figure A.3
) address is used to address every device on the
serial bus. Any device that requires information to be supplied through
this general call structure should acknowledge the cycle. The second
byte has the following meaning when its LSB is “0”:
Figure A.3
General Call
Structure
A.3
Write Cycle
Using the Serial
Bus Interface
Refer to the following figure for a burst, or a single write cycle. The fol-
lowing cycles must take place for a write cycle:
1.
The master starts the cycle with the start condition.
2.
The master transmits the 7-bit slave address.
3.
The master transmits an eighth bit (the R/W bit) = 0 to indicate a
write cycle.
4.
The addressed slave acknowledges the reception of the slave
address by driving SDATA low in the ACK cycle.
5.
The master sends the 8-bit Group 0 address (0x0) to indicate that
the APR is to be loaded. (Group 0 is accessed only to load the APR).
6.
The master then sends the 8-bit data. This data is used to initialize
the Address Pointer register (APR0/1).
7.
The master generates another start condition.
8.
The master repeats steps 2-7 to address the appropriate group and
write one or more data bytes.
9.
The master terminates the cycle by issuing a stop condition.
00000110 (0x6)
Reset and write the programmable part of the slave address
by hardware. For the L64704, this means reading the D[7:1]
pins. (These pins are unused when the serial interface is in
use, and can be hardwired to any legal 7-bit address value).
0 0 0 0
0
0 0 0
X
A
X X X X
X
A
X 0
S
General Call Address
1. S = Start Condition.
2. A = Acknowledge Cycle.
相關(guān)PDF資料
PDF描述
L64724 Satellite Receiver(衛(wèi)星信號(hào)接收器(包含BPSK/QPSK 解調(diào)器和FEC解碼器))
L64734 Tuner and Satellite Receiver Chipset
L64767 SMATV(Satellite Master Antenna Television) QAM Encoder(衛(wèi)星主天線電視正交振幅調(diào)制編碼器)
L64780 DVB-T COFDM Demodulator(對(duì)地?cái)?shù)字視頻廣播 正交編碼頻率分割多路處理解調(diào)器)
L652DU12RE 128 Megabit (16 M x 8-Bit) CMOS 3.0 Volt-only Uniform Sector Flash Memory with VersatileIO⑩ Control
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
L6470H 功能描述:馬達(dá)/運(yùn)動(dòng)/點(diǎn)火控制器和驅(qū)動(dòng)器 8 - 45V 7.0A 1/128 Microstepping SPI RoHS:否 制造商:STMicroelectronics 產(chǎn)品:Stepper Motor Controllers / Drivers 類型:2 Phase Stepper Motor Driver 工作電源電壓:8 V to 45 V 電源電流:0.5 mA 工作溫度:- 25 C to + 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HTSSOP-28 封裝:Tube
L6470HTR 功能描述:馬達(dá)/運(yùn)動(dòng)/點(diǎn)火控制器和驅(qū)動(dòng)器 8 - 45V 7.0A Bipolar dSPIN MicroStepping RoHS:否 制造商:STMicroelectronics 產(chǎn)品:Stepper Motor Controllers / Drivers 類型:2 Phase Stepper Motor Driver 工作電源電壓:8 V to 45 V 電源電流:0.5 mA 工作溫度:- 25 C to + 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HTSSOP-28 封裝:Tube
L6470HTR-CUT TAPE 制造商:ST 功能描述:L6470H Series 45 V Quad Output dSPIN Microstepping Motor Driver - HTSSOP-28
L6470PD 功能描述:馬達(dá)/運(yùn)動(dòng)/點(diǎn)火控制器和驅(qū)動(dòng)器 dSPIN 7.0A 8 - 45 V DMOS Motor Driver RoHS:否 制造商:STMicroelectronics 產(chǎn)品:Stepper Motor Controllers / Drivers 類型:2 Phase Stepper Motor Driver 工作電源電壓:8 V to 45 V 電源電流:0.5 mA 工作溫度:- 25 C to + 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HTSSOP-28 封裝:Tube
L6470PDTR 功能描述:馬達(dá)/運(yùn)動(dòng)/點(diǎn)火控制器和驅(qū)動(dòng)器 dSPIN 7.0A 8 - 45 V DMOS Motor Driver RoHS:否 制造商:STMicroelectronics 產(chǎn)品:Stepper Motor Controllers / Drivers 類型:2 Phase Stepper Motor Driver 工作電源電壓:8 V to 45 V 電源電流:0.5 mA 工作溫度:- 25 C to + 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HTSSOP-28 封裝:Tube