- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄30712 > L64118 (LSI CORP) SPECIALTY CONSUMER CIRCUIT, PBGA256 PDF資料下載
參數(shù)資料
| 型號： | L64118 |
| 廠商： | LSI CORP |
| 元件分類： | 消費家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PBGA256 |
| 封裝： | PLASTIC, BGA-256 |
| 文件頁數(shù)： | 18/68頁 |
| 文件大小： | 877K |
| 代理商： | L64118 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
L64118 MPEG-2 Transport Controller with Embedded MIPS CPU (TR4101) 25
PLLVSS
PLL Analog VSS
Input
This provides a separate ground to the PLL circuit
through PLLVSS so that switching noise from the digital
portion of the chip does not affect PLL stability.
External System Bus (EBus)
The EBus comprises a 32-bit wide interface with multiplexed address and
data. Eight address bits are available as demultiplexed bits for an easy
interface to devices that do not need the full address space. All bus
transactions are synchronous to the 27 MHz output CPU_CLK.
A subset of these signals can be programmed to act as general-purpose
I/O signals by setting bit [0] in the General-Purpose Mode register.
AD[31:0]
Multiplexed Address/Data Bus
Bidirectional
AD[31:0] is the multiplexed address/data bus. The
L64118 can be programmed to drive the full address on
this bus at access start. After this address phase the bus
presents write data for a write or the external device
drives data on the bus in a read.
ADDR[7:0]
Demuxed Address Bus
Output
ADDR[7:0] provides eight bits of demultiplexed address
bits. This bus allows some designs to remove the
external address latch on the multiplexed address/data
bus to hold the address throughout the transaction. The
EBus uses byte addressing. All 16-bit devices must
ignore ADDR[0]. All 32-bit devices must ignore
ADDR[1:0].
ALE
Address Latch Enable
Output
This active HIGH signal controls the latches for
demultiplexing the address from the AD bus.
BEn[1:0]
Byte Enables
Output
The four byte enable outputs are asserted during a read
or write transaction on the EBus to control which of the
four byte lanes are enabled. The byte lane selection is
dependent on the width of the transaction (word,
halfword, or byte) and the data width of the external
device (32, 16, or 8 bits).
118bds Page 25 Wednesday, February 3, 1999 12:37 PM
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| L6420 | SPECIALTY CONSUMER CIRCUIT, UUC |
| L64222 | SPECIALTY CONSUMER CIRCUIT, PQFP208 |
| L6440 | SPECIALTY CONSUMER CIRCUIT, UUC |
| L64702QC-33 | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| L64724QC | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| L64133-10GC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Arithmetic Processor |
| L64133-12GM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Arithmetic Processor |
| L64133GC50 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC |
| L64133GC60 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC |
| L64133GC80 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC |
發(fā)布緊急采購，3分鐘左右您將得到回復。