- 您現(xiàn)在的位置：買賣IC網 > PDF目錄11595 > KSZ8873MLL (Micrel Inc)IC ETHERNET SWITCH 3PORT 64-LQFP PDF資料下載
參數(shù)資料
| 型號： | KSZ8873MLL |
| 廠商： | Micrel Inc |
| 文件頁數(shù)： | 54/115頁 |
| 文件大小： | 0K |
| 描述： | IC ETHERNET SWITCH 3PORT 64-LQFP |
| 產品培訓模塊： | KSZ8873 Ethernet Switches |
| 特色產品： | KSZ8873 Ethernet Switch Controller |
| 標準包裝： | 160 |
| 控制器類型： | 以太網開關控制器 |
| 接口： | MII |
| 電源電壓： | 1.8V，2.5V，3.3V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-LQFP |
| 供應商設備封裝： | 64-LQFP（10x10） |
| 包裝： | 托盤 |
| 產品目錄頁面： | 1081 (CN2011-ZH PDF) |
| 其它名稱： | 576-3459 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁當前第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁
Micrel, Inc.
KSZ8873MLL/FLL/RLL
September 20, 2013
43
Revision 1.6
Two fixed 8-bit device addresses are used to address the KSZ8873MLL/FLL/RLL in I2C slave mode. One is for read; the
other is for write. The addresses are as follow:
1011_1111 <read>
1011_1110 <write>
The following is a sample procedure for programming the KSZ8873MLL/FLL/RLL using the I
2C slave serial bus:
1.
Enable I
2C slave mode by setting the KSZ8873MLL/FLL/RLL strap-in Pins P2LED[1:0] to “01”.
2.
Power up the board and assert reset to the KSZ8873MLL/FLL/RLL. Configure the desired register settings in the
KSZ8873MLL/FLL/RLL, using the I2C write operation.
3.
Read back and verify the register settings in the KSZ8873MLL/FLL/RLL, using the I2C read operation.
Some of the configuration settings, such as “Aging enable”, “Auto Negotiation Enable”, “Force Speed” and “Power down”
can be programmed after the switch has been started.
SPI Slave Serial Bus Configuration
In managed mode, the KSZ8873MLL/FLL/RLL can be configured as a SPI slave device. In this mode, a SPI master
device (external controller/CPU) has complete programming access to the KSZ8873MLL/FLL/RLL’s 198 registers.
Programming access includes the Global Registers, Port Registers, Advanced Control Registers and indirect access to
the “Static MAC Table”, “VLAN Table”, “Dynamic MAC Table” and “MIB Counters”. The tables and counters are indirectly
accessed via registers 121 to 131.
The KSZ8873MLL/FLL/RLL supports two standard SPI commands: ‘0000_0011’ for data read and ‘0000_0010’ for data
write. SPI multiple read and multiple write are also supported by the KSZ8873MLL/FLL/RLL to expedite register read back
and register configuration, respectively.
SPI multiple read is initiated when the master device continues to drive the KSZ8873MLL/FLL/RLL SPISN input pin (SPI
Slave Select signal) low after a byte (a register) is read. The KSZ8873MLL/FLL/RLL internal address counter increments
automatically to the next byte (next register) after the read. The next byte at the next register address is shifted out onto
the KSZ8873MLL/FLL/RLL SPIQ output pin. SPI multiple read continues until the SPI master device terminates it by de-
asserting the SPISN signal to the KSZ8873MLL/FLL/RLL.
Similarly, SPI multiple write is initiated when the master device continues to drive the KSZ8873MLL/FLL/RLL SPISN input
pin low after a byte (a register) is written. The KSZ8873MLL/FLL/RLL internal address counter increments automatically to
the next byte (next register) after the write. The next byte that is sent from the master device to the KSZ8873MLL/FLL/RLL
SDA input pin is written to the next register address. SPI multiple write continues until the SPI master device terminates it
by de-asserting the SPISN signal to the KSZ8873MLL/FLL/RLL.
For both SPI multiple read and multiple write, the KSZ8873MLL/FLL/RLL internal address counter wraps back to register
address zero once the highest register address is reached. This feature allows all 198 KSZ8873MLL/FLL/RLL registers to
be read, or written with a single SPI command from any initial register address.
The KSZ8873MLL/FLL/RLL is capable of supporting a SPI bus.
相關PDF資料 |
PDF描述 |
|---|---|
| KSZ8863RLL | IC ETHERNET SW 3PORT 48-LQFP |
| KSZ8863MLL | IC ETHERNET SW 3PORT 48-LQFP |
| KSZ8863FLL | IC ETHERNET SW 3PORT 48-LQFP |
| LTC4267IDHC#PBF | IC POE 802.3AF INTERFACE 16-DFN |
| 000-68175-11RFX | BNC PLUG CRIMP PLENUM 59 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| KSZ8873MLL AM | 功能描述:以太網 IC 3-Port 10/100 Ethernet Switch with 1x MII Interface (Automotive Grade, Lead Free) RoHS:否 制造商:Micrel 產品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8873MLL AM TR | 功能描述:以太網 IC 3-Port 10/100 Ethernet Switch with 1x MII Interface (Automotive Grade, Lead Free) RoHS:否 制造商:Micrel 產品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8873MLL/8863MLL | 制造商:Micrel Inc 功能描述:EVAL BOARD |
| KSZ8873MLL_09 | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:Integrated 3-Port 10/100 Managed Switch with PHYs |
| KSZ8873MLL_11 | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:Integrated 3-Port 10/100 Managed Switch with PHYs |
發(fā)布緊急采購，3分鐘左右您將得到回復。