- 您現在的位置：買賣IC網 > PDF目錄11595 > KSZ8873MLL (Micrel Inc)IC ETHERNET SWITCH 3PORT 64-LQFP PDF資料下載
參數資料
| 型號： | KSZ8873MLL |
| 廠商： | Micrel Inc |
| 文件頁數： | 42/115頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ETHERNET SWITCH 3PORT 64-LQFP |
| 產品培訓模塊： | KSZ8873 Ethernet Switches |
| 特色產品： | KSZ8873 Ethernet Switch Controller |
| 標準包裝： | 160 |
| 控制器類型： | 以太網開關控制器 |
| 接口： | MII |
| 電源電壓： | 1.8V，2.5V，3.3V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-LQFP |
| 供應商設備封裝： | 64-LQFP（10x10） |
| 包裝： | 托盤 |
| 產品目錄頁面： | 1081 (CN2011-ZH PDF) |
| 其它名稱： | 576-3459 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當前第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁
Micrel, Inc.
KSZ8873MLL/FLL/RLL
September 20, 2013
32
Revision 1.6
Table 4. MII Signals
PHY-Mode Connections
MAC-Mode Connections
External MAC
Controller Signals
KSZ8873MLL/FL
PHY Signals
Pin Descriptions
External
PHY Signals
KSZ8873MLL/FLL
MAC Signals
MTXEN
SMTXEN3
Transmit enable
MTXEN
SMRXDV3
MTXER
SMTXER3
Transmit error
MTXER
(not used)
MTXD3
SMTXD33
Transmit data bit 3
MTXD3
SMRXD33
MTXD2
SMTXD32
Transmit data bit 2
MTXD2
SMRXD32
MTXD1
SMTXD31
Transmit data bit 1
MTXD1
SMRXD31
MTXD0
SMTXD30
Transmit data bit 0
MTXD0
SMRXD30
MTXC
SMTXC3
Transmit clock
MTXC
SMRXC3
MCOL
SCOL3
Collision detection
MCOL
SCOL3
MCRS
SCRS3
Carrier sense
MCRS
SCRS3
MRXDV
SMRXDV3
Receive data valid
MRXDV
SMTXEN3
MRXER
(not used)
Receive error
MRXER
SMTXER3
MRXD3
SMRXD33
Receive data bit 3
MRXD3
SMTXD33
MRXD2
SMRXD32
Receive data bit 2
MRXD2
SMTXD32
MRXD1
SMRXD31
Receive data bit 1
MRXD1
SMTXD31
MRXD0
SMRXD30
Receive data bit 0
MRXD0
SMTXD30
MRXC
SMRXC3
Receive clock
MRXC
SMTXC3
The MII operates in either PHY mode or MAC mode. The data interface is a nibble wide and runs at the network bit rate
(not encoded). Additional signals on the transmit side indicate when data is valid or when an error occurs during
transmission. Similarly, the receive side has signals that convey when the data is valid and without physical layer errors.
For half duplex operation, the SCOL signal indicates if a collision has occurred during transmission.
The KSZ8873MLL/FLL does not provide the MRXER signal for PHY mode operation and the MTXER signal for MAC
mode operation. Normally, MRXER indicates a receive error coming from the physical layer device and MTXER indicates
a transmit error from the MAC device. Since the switch filters error frames, these MII error signals are not used by the
KSZ8873MLL/FLL. So, for PHY mode operation, if the device interfacing with the KSZ8873MLL/FLL has an MRXER input
pin, it needs to be tied low. And, for MAC mode operation, if the device interfacing with the KSZ8873MLL/FLL has an
MTXER input pin, it also needs to be tied low.
The KSZ8873MLL/FLL provides a bypass feature in the MII PHY mode. Pin SMTXER3/MII_LINK is used for MII link
status. If the host is power down, Pin MII_LINK will go to high. In this case, no new ingress frames from port1 or port 2 will
be sent out through port 3, and the frames for port 3 already in packet memory will be flushed out.
RMII Interface Operation
The Reduced Media Independent Interface (RMII) specifies a low pin count Media Independent Interface (MII). RMII
provides a common interface between physical layer and MAC layer devices, and has the following key characteristics:
1.
Ports 10Mbps and 100Mbps data rates.
2.
Uses a single 50 MHz clock reference (provided internally or externally).
3.
Provides independent 2-bit wide (di-bit) transmit and receive data paths.
4.
Contains two distinct groups of signals: one for transmission and the other for reception
When EN_REFCLKO_3 is high, KSZ8873RLL will output a 50MHz in REFCLKO_3. Register 198 bit[3] is used to select
internal or external reference clock. Internal reference clock means that the clock for the RMII of KSZ8873RLL will be
相關PDF資料 |
PDF描述 |
|---|---|
| KSZ8863RLL | IC ETHERNET SW 3PORT 48-LQFP |
| KSZ8863MLL | IC ETHERNET SW 3PORT 48-LQFP |
| KSZ8863FLL | IC ETHERNET SW 3PORT 48-LQFP |
| LTC4267IDHC#PBF | IC POE 802.3AF INTERFACE 16-DFN |
| 000-68175-11RFX | BNC PLUG CRIMP PLENUM 59 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| KSZ8873MLL AM | 功能描述:以太網 IC 3-Port 10/100 Ethernet Switch with 1x MII Interface (Automotive Grade, Lead Free) RoHS:否 制造商:Micrel 產品:Ethernet Switches 收發(fā)器數量:2 數據速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8873MLL AM TR | 功能描述:以太網 IC 3-Port 10/100 Ethernet Switch with 1x MII Interface (Automotive Grade, Lead Free) RoHS:否 制造商:Micrel 產品:Ethernet Switches 收發(fā)器數量:2 數據速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8873MLL/8863MLL | 制造商:Micrel Inc 功能描述:EVAL BOARD |
| KSZ8873MLL_09 | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:Integrated 3-Port 10/100 Managed Switch with PHYs |
| KSZ8873MLL_11 | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:Integrated 3-Port 10/100 Managed Switch with PHYs |
發(fā)布緊急采購，3分鐘左右您將得到回復。