- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373131 > KFH1G16Q2M-DID6 (SAMSUNG SEMICONDUCTOR CO. LTD.) CONN RCPT .100 100POS DL R/A AU PDF資料下載
參數(shù)資料
| 型號(hào)： | KFH1G16Q2M-DID6 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | CONN RCPT .100 100POS DL R/A AU |
| 中文描述： | 閃存（54MHz之間） |
| 文件頁數(shù)： | 8/93頁 |
| 文件大?。?/td> | 1219K |
| 代理商： | KFH1G16Q2M-DID6 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁
OneNAND512/OneNAND1GDDP
FLASH MEMORY
8
3. PIN DESCRIPTION
NOTE:
Do not leave power supply(V
CC
, V
SS
) disconnected.
Pin Name
Type
Nameand Description
Host Interface
A15~A0
I
Address Inputs
- Inputs for addresses during read operation, which are for addressing
BufferRAM & Register.
DQ15~DQ0
I/O
Data Inputs/Outputs
- Inputs data during program and commands during all operations, outputs data during memory array/
register read cycles.
Data pins float to high-impedance when the chip is deselected or outputs are disabled.
INT
O
Interrupt
Notifying Host when a command has completed. It is open drain output with internal resistor(~50kohms).
After power-up, it is at hi-z condition. Once IOBE is set to 1, it does not float to hi-z condition even when
the chip is deselected or when outputs are disabled.
RDY
O
Ready
Indicates data valid in synchronous read modes and is activated while CE is low
CLK
I
Clock
CLK synchronizes the device to the system bus frequency in synchronous read mode.
The first rising edge of CLK in conjunction with AVD low latches address input.
WE
I
Write Enable
WE controls writes to the bufferRAM and registers. Datas are latched on the WE pulse’s rising edge
AVD
I
Address Valid Detect
Indicates valid address presence on address inputs. During asynchronous read operation, all addresses
are latched on AVD’s rising edge, and during synchronous read operation, all addresses are latched on
CLK’s rising edge while AVD is held low for one clock cycle.
> Low : for asynchronous mode, indicates valid address ;for burst mode,
causes starting address to be latched on rising edge on CLK
> High : device ignores address inputs
RP
I
Reset Pin
When low, RP resets internal operation of OneNAND. RP status is don’t care during power-up
and bootloading.
CE
I
Chip Enable
CE-low activates internal control logic, and CE-high deselects the device, places it in standby state,
and places A/DQ in Hi-Z
OE
I
Output Enable
OE-low enables the device’s output data buffers during a read cycle.
Power Supply
V
CC
-Core/Vcc
Power for OneNAND Core
This is the power supply for OneNAND Core.
V
CC
-IO/Vccq
Power for OneNAND I/O
This is the power supply for OneNAND I/O
Vcc-IO is internally connected to Vcc-Core, thus should be connected to the same power supply.
V
SS
Ground for OneNAND
etc.
DNU
Do Not Use
Leave it disconnected. These pins are used for testing.
NC
No Connection
Lead is not internally connected.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KH102 | Analog IC |
| STH5000-200 | Industrial Control IC |
| STQ5000-200 | Low Current Operation at 250 ，Low Reverse Leakage,Low Noise Zener Diode |
| KH104 | DC to 1.1GHz Linear Amplifier |
| KH42HM2-901 | KH42 SERIES |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KFH1G16U2M-DEB | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:FLASH MEMORY |
| KFH1G16U2M-DEB5 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:FLASH MEMORY(54MHz) |
| KFH1G16U2M-DEB6 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:FLASH MEMORY(54MHz) |
| KFH1G16U2M-DED | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:FLASH MEMORY |
| KFH1G16U2M-DED5 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:FLASH MEMORY(54MHz) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。