- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373088 > K9K1G08R0B (SAMSUNG SEMICONDUCTOR CO. LTD.) 128M x 8 Bit NAND Flash Memory PDF資料下載
參數(shù)資料
| 型號： | K9K1G08R0B |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 128M x 8 Bit NAND Flash Memory |
| 中文描述： | 128M的× 8位NAND閃存 |
| 文件頁數(shù)： | 27/41頁 |
| 文件大?。?/td> | 1072K |
| 代理商： | K9K1G08R0B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
FLASH MEMORY
27
K9K1G08U0B
K9K1G08R0B
K9K1G08B0B
Advance
Device Operation
PAGE READ
Upon initial device power up, the device defaults to Read1 mode. This operation is also initiated by writing 00h to the command reg-
ister along with four address cycles. Once the command is latched, it does not need to be written for the following page read opera-
tion. Three types of operations are available : random read, serial page read and sequential row read.
The random read mode is enabled when the page address is changed. The 528 bytes of data within the selected page are trans-
ferred to the data registers in less than 15
μ
s(t
R
). The system controller can detect the completion of this data transfer(tR) by analyz-
ing the output of R/B pin. Once the data in a page is loaded into the registers, they may be read out in 50ns(1.8V device : 60ns) cycle
time by sequentially pulsing RE. High to low transitions of the RE clock output the data stating from the selected column address up
to the last column address.
The way the Read1 and Read2 commands work is like a pointer set to either the main area or the spare area. The spare area of
bytes 512 to 527 may be selectively accessed by writing the Read2 command. Addresses A
0
to A
3
set the starting address of the
spare area while addresses A
4
to A
7
are ignored. Unless the operation is aborted, the page address is automatically incremented for
sequential row read as in Read1 operation and spare sixteen bytes of each page may be sequentially read. The Read1 com-
mand(00h/01h) is needed to move the pointer back to the main area. Figures 9 to 12 show typical sequence and timings for each
read operation.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K9K1G08U0B | 128M x 8 Bit NAND Flash Memory |
| K9K1G08Q0A | 128M x 8 Bit / 64M x 16 Bit NAND Flash Memory |
| K9K1G08U0A | 128M x 8 Bit / 64M x 16 Bit NAND Flash Memory |
| K9K1G08U0A1 | 128M x 8 Bit / 64M x 16 Bit NAND Flash Memory |
| K9K1G16Q0A | 128M x 8 Bit / 64M x 16 Bit NAND Flash Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K9K1G08U0A | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128M x 8 Bit / 64M x 16 Bit NAND Flash Memory |
| K9K1G08U0A1 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128M x 8 Bit / 64M x 16 Bit NAND Flash Memory |
| K9K1G08U0B | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128M x 8 Bit NAND Flash Memory |
| K9K1G08U0B-JIB0000 | 制造商:Samsung Semiconductor 功能描述:1GB SLC DIE STACK X8 FBGA - Trays |
| K9K1G08U0M | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:nand flash |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。