- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373064 > K4N26323AE (SAMSUNG SEMICONDUCTOR CO. LTD.) 128Mbit GDDR2 SDRAM PDF資料下載
參數(shù)資料
| 型號： | K4N26323AE |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 128Mbit GDDR2 SDRAM |
| 中文描述： | 128Mbit GDDR2 SDRAM的 |
| 文件頁數(shù)： | 16/52頁 |
| 文件大?。?/td> | 826K |
| 代理商： | K4N26323AE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
- 16 -
Rev. 1.7 (Jan. 2003)
128M GDDR2 SDRAM
K4N26323AE-GC
Burst Read Command
The Burst Read command is initiated by having CS and CAS low while holding RAS and WE high at the rising edge of the
clock. The address inputs determine the starting column address for the burst. The delay from the start of the command to
when the data from the first cell appears on the outputs is equal to the value of the read latency (RL). The data strobe out-
put (DQS) is driven low 1 clock before valid data (DQ) is driven onto the data bus. The first bit of the burst is synchronized
with the rising edge of the data strobe (DQS). Each subsequent data-out appears on the DQ pin in phase with the DQS
signal in a source synchronous manner. The RL is equal to an additive latency (AL) plus CAS latency (CL). The CL is
defined by the Mode Register Set (MRS), similar to the existing SDR and DDR-I SDRAMs. The AL is defined by the
Extended Mode Register Set (EMRS).
CMD
DQs
CK, CK
RL = 7
DQS
NOP
Read A
NOP
NOP
NOP
NOP
PREAD A
NOP
NOP
NOP
NOP
tDQSCK
internal Read
Command Start
(Bank A)
Burst Read Operation: RL = 7 (AL = 0 and CL = 7)
AL =1
CL = 7
RL = 8
0
2
1
7
8
9
10
11
12
13
NOP
Read A
NOP
NOP
NOP
PREAD A
NOP
NOP
NOP
NOP
tDQSCK
Burst Read Operation: RL = 8 (AL = 1, CL = 7)
CMD
DQs
CK, CK
DQS
internal Read
Command Start
(Bank A)
CL = 7
DOUTA
0
DOUTA
1
DOUTA
2
DOUTA
3
DOUTA
4
DOUTA
5
DOUTA
6
DOUTA
7
DOUTA
0
DOUTA
1
DOUTA
2
DOUTA
3
DOUTA
4
DOUTA
5
DOUTA
6
DOUTA
7
0
2
1
7
8
9
10
11
12
13
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K4N26323AE-GC20 | 128Mbit GDDR2 SDRAM |
| K4N26323AE-GC22 | 128Mbit GDDR2 SDRAM |
| K4N26323AE-GC25 | 128Mbit GDDR2 SDRAM |
| K4N56163QF | 256Mbit gDDR2 SDRAM |
| K4N56163QF-GC | 256Mbit gDDR2 SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K4N26323AE-GC20 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mbit GDDR2 SDRAM |
| K4N26323AE-GC22 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mbit GDDR2 SDRAM |
| K4N26323AE-GC25 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mbit GDDR2 SDRAM |
| K4N27 | 制造商:KODENSHI 制造商全稱:KODENSHI KOREA CORP. 功能描述:Photocoupler(These Photocouplers consist of a Gallium Arsenide Infrared Emitting) |
| K4N28 | 制造商:KODENSHI 制造商全稱:KODENSHI KOREA CORP. 功能描述:Photocoupler(These Photocouplers consist of a Gallium Arsenide Infrared Emitting) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。