- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄296260 > K4M64163PK-BE900 4M X 16 SYNCHRONOUS DRAM, 7 ns, PBGA54 PDF資料下載
參數(shù)資料
| 型號(hào)： | K4M64163PK-BE900 |
| 元件分類： | DRAM |
| 英文描述： | 4M X 16 SYNCHRONOUS DRAM, 7 ns, PBGA54 |
| 封裝： | LEAD FREE, FBGA-54 |
| 文件頁(yè)數(shù)： | 12/12頁(yè) |
| 文件大?。?/td> | 114K |
| 代理商： | K4M64163PK-BE900 |
K4M64163PK - R(B)E/G/C/F
October 2005
9
Mobile-SDRAM
SIMPLIFIED TRUTH TABLE
(V=Valid, X=Don
′t Care, H=Logic High, L=Logic Low)
NOTES :
1. OP Code : Operand Code
A0 ~ A11 & BA0 ~ BA1 : Program keys. (@MRS)
2. MRS can be issued only at all banks precharge state.
A new command can be issued after 2 CLK cycles of MRS.
3. Auto refresh functions are the same as CBR refresh of DRAM.
The automatical precharge without row precharge command is meant by "Auto".
Auto/self refresh can be issued only at all banks precharge state.
Partial self refresh can be issued only after setting partial self refresh mode of EMRS.
4. BA0 ~ BA1 : Bank select addresses.
5. During burst read or write with auto precharge, new read/write command can not be issued.
Another bank read/write command can be issued after the end of burst.
New row active of the associated bank can be issued at tRP after the end of burst.
6. Burst stop command is valid at every burst length.
7. DQM sampled at the positive going edge of CLK masks the data-in at that same CLK in write operation (Write DQM latency is 0), but in read operation,
it makes the data-out Hi-Z state after 2 CLK cycles. (Read DQM latency is 2).
COMMAND
CKEn-1 CKEn
CS
RAS
CAS
WE
DQM BA0,1 A10/AP
A11,
A9 ~ A0
Note
Register
Mode Register Set
H
X
L
X
OP CODE
1, 2
Refresh
Auto Refresh
H
L
H
X
3
Self
Refresh
Entry
L
3
Exit
L
H
L
H
X
3
H
X
3
Bank Active & Row Addr.
H
X
L
H
X
V
Row Address
Read &
Column Address
Auto Precharge Disable
H
X
L
H
L
H
X
V
L
Column
Address
(A0~A7)
4
Auto Precharge Enable
H
4, 5
Write &
Column Address
Auto Precharge Disable
H
X
L
H
L
X
V
L
Column
Address
(A0~A7)
4
Auto Precharge Enable
H
4, 5
Burst Stop
H
X
L
H
L
X
6
Precharge
Bank Selection
H
X
L
H
L
X
V
L
X
All Banks
X
H
Clock Suspend or
Active Power Down
Entry
H
L
H
X
L
V
Exit
L
H
X
Precharge Power Down
Mode
Entry
H
L
H
X
L
H
Exit
L
H
X
L
V
DQM
H
X
V
X
7
No Operation Command
H
X
H
X
L
H
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K507 | 2 ELEMENT, 2000 uH, GENERAL PURPOSE INDUCTOR |
| K001 | 2 ELEMENT, 2000 uH, GENERAL PURPOSE INDUCTOR |
| K004 | 2 ELEMENT, 500 uH, GENERAL PURPOSE INDUCTOR |
| K5A22NAU | KEYPAD SWITCH, SPST, MOMENTARY, 0.1A, 50VDC, 2 N, SURFACE MOUNT-STRAIGHT |
| K5A26NAU | KEYPAD SWITCH, SPST, MOMENTARY, 0.1A, 50VDC, 6 N, SURFACE MOUNT-STRAIGHT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K4M64163PK-BF1L | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:1M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA |
| K4M64163PK-BF75 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:1M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA |
| K4M64163PK-BF90 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:1M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA |
| K4M64163PK-BG1L | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:1M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA |
| K4M64163PK-BG75 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:1M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。