參數(shù)資料
型號(hào)： ISPPAC-CLK5308S-01TN48C
廠商： Lattice Semiconductor Corporation
文件頁(yè)數(shù)： 25/56頁(yè)
文件大?。?/td> 0K
描述： IC BUFFER FANOUT 8OUTPUT 48TQFP
標(biāo)準(zhǔn)包裝： 250
系列： ispClock™
類型： 時(shí)鐘發(fā)生器，扇出配送，零延遲緩沖器
PLL： 帶旁路
輸入： HSTL，LVCMOS，LVDS，LVPECL，LVTTL，SSTL
輸出： eHSTL，HSTL，LVCMOS，LVTTL，SSTL
電路數(shù)： 1
比率 - 輸入:輸出： 2:8
差分 - 輸入:輸出： 是/無(wú)
頻率 - 最大： 267MHz
除法器/乘法器： 是/無(wú)
電源電壓： 3 V ~ 3.6 V
工作溫度： 0°C ~ 70°C
安裝類型： 表面貼裝
封裝/外殼： 48-LQFP
供應(yīng)商設(shè)備封裝： 48-TQFP（7x7）
包裝： 托盤
其它名稱： 220-1000
Lattice Semiconductor
ispClock5300S Family Data Sheet
31
Figure 25. Maximum Ambient Temperature vs. Number of Active Output Banks
Note that because of variations in circuit board mounting, construction, and layout, as well as convective and forced
airow present in a given design, actual die operating temperature is subject to considerable variation from that
which may be theoretically predicted from package characteristics and device power dissipation.
Output Enable Controls (OEX, OEY)
The ispClock5300S family provides two output control pins for enabling and disabling clock outputs. In addition, the
outputs can also be congured to be permanently enabled or permanently disabled.
Skew Control Units
Each of the ispClock5300S’s clock outputs is supported by a skew control unit which allows the user to insert an
individually programmable delay into each output signal. This feature is useful when it is necessary to de-skew
clock signals to compensate for physical length variations among different PCB clock paths.
The ispClock5300S’s skew adjustment feature provides exact and repeatable delays which exhibit extremely low
channel-to-channel and device-to-device variation. This is achieved by deriving all skew timing from the VCO,
which results in the skew increment being a linear function of the VCO period. For this reason, skews are dened in
terms of ‘unit delays’, which may be programmed by the user over a range of 0 to 7. The ispClock5300S family also
supports both ‘ne’ and ‘coarse’ skew modes. In ne skew mode, the unit skew ranges from 156ps to 390 ps, while
in the coarse skew mode unit skew varies from 312ps to 780ps. The exact unit skew (TU) may be calculated from
the VCO frequency (fvco) by using the following expressions:
(5)
Please note that the skew control units are only usable when the PLL is selected. In PLL bypass mode
(PLL_BYPASS=1), output skew settings will be ineffective and all outputs will exhibit skew consistent with the
device’s propagation delay and the individual delays inherent in the output drivers consistent with the logic stan-
dard selected.
Coarse Skew Mode
The ispClock5300S family provides the user with the option of obtaining longer skew delays at the cost of reduced
time resolution through the use of coarse skew mode. Coarse skew mode provides unit delays ranging from 312ps
0
1
02
4
6
8
10
12
23
45
6
10
20
30
40
50
60
70
80
90
Number of Active Banks
Temperature Derating Curves
Outputs LVCMOS33, 3.3V, fOUT = 100MHz Still Air
(ispClock 5304S, 5308S, 5312S)
Temperature Derating Curves
Outputs LVCMOS33, 3.3V, fOUT = 100MHz Still Air
(ispClock 5316S, 5320S)
Max.
Ambient
Temperature
(°C)
Max.
Ambient
Temperature
(°C)
5312S Industrial
5320S Industrial
5312S Commercial
5320S Commercial
30
40
50
60
70
80
90
=
TU
For fine skew mode,
1
16fvco
=
TU
For coarse skew mode,
1
8fvco
相關(guān)PDF資料
PDF描述
ADF4360-8BCPZRL7 IC SYNTHESIZER VCO 24-LFCSP
VI-2TW-MW CONVERTER MOD DC/DC 5.5V 100W
ADF4360-9BCPZRL7 IC SYNTHESIZER W/ADJ VCO 24LFCSP
X9317WV8Z-2.7T1 IC XDCP SGL 100TAP 10K 8-TSSOP
X9317WM8Z-2.7T1 IC XDCP SGL 100TAP 10K 8-MSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISPPACCLK5308S-01TN48C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended
ispPAC-CLK5308S-01TN48I 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 ISP 0 Delay Unv Fan- Out Buf-Sngl End I RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel
ISPPACCLK5308S-01TN48I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended
ISPPACCLK5308S-01TN64C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended
ISPPACCLK5308S-01TN64I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*