- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360999 > ISP1301 (NXP Semiconductors N.V.) Universal Serial Bus On-The-Go transceiver PDF資料下載
參數(shù)資料
| 型號： | ISP1301 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Universal Serial Bus On-The-Go transceiver |
| 中文描述： | 通用串行總線在- The - Go的收發(fā)器 |
| 文件頁數(shù)： | 24/46頁 |
| 文件大?。?/td> | 245K |
| 代理商： | ISP1301 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
Philips Semiconductors
ISP1301
USB OTG transceiver
Product data
Rev. 01 — 14 April 2004
24 of 46
9397 750 11355
Koninklijke Philips Electronics N.V. 2004. All rights reserved.
12. Clock wake up scheme
This section explains the ISP1301 clock stop timing, events triggering the clock to
wake up, and the timing of the clock wake up.
12.1 Power down event
The clock is stopped when the GLOBAL_PWR_DN bit is set. It takes approximately
8 ms for the clock to stop from the time the power down condition is detected. The
clock always stops at its falling edge. The waveform is given in
Figure 6
.
12.2 Clock wake up events
The clock wakes up when any of the following events occur on the ISP1301 pins:
SCL goes LOW
V
BUS
goes above the session valid threshold (0.8 V to 2.0 V), provided the
SESS_VLD bit in the Interrupt Enable High register is set.
ID changes when mini-A plug is inserted, provided the ID_FLOAT bit in the
Interrupt Enable Low register is set.
ID changes when mini-A plug is removed, provided the ID_FLOAT bit in the
Interrupt Enable High register is set.
DP goes HIGH, provided the DP_HI bit in the Interrupt Enable High register is set.
DM goes HIGH, provided the DM_HI bit in the Interrupt Enable High register is set.
The event triggers the clock to start and a stable clock is guaranteed after about six
clock periods, which is approximately 8
μ
s. The startup analog clock time is 10
μ
s.
Therefore, the total estimated start time after a triggered event is about 20
μ
s. The
clock will always start at its rising edge.
Waveforms of the clock wake up because of different events are given in
Figure 7
,
Figure 8
,
Figure 9
,
Figure 10
and
Figure 11
.
Fig 6.
Clock stopped using the GLOBAL_PWR_DN bit.
004aaa217
SCL
GLOBAL_PWR_DN
CLOCK
8 ms
Fig 7.
Clock wake up using SCL.
004aaa218
SCL
CLOCK
20
μ
s
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISP1301BS | Universal Serial Bus On-The-Go transceiver |
| ISP1362 | Single-chip Universal Serial Bus On-The-Go controller |
| ISP1362BD | Single-chip Universal Serial Bus On-The-Go controller |
| ISP1362EE | Single-chip Universal Serial Bus On-The-Go controller |
| ISP1501 | Hi-Speed Universal Serial Bus peripheral transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISP1301BS | 功能描述:IC USB OTG TRANSCEIVER 24-HVQFN RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| ISP1301BS,115 | 功能描述:射頻收發(fā)器 USB OTG TRANSCEIVER RoHS:否 制造商:Atmel 頻率范圍:2322 MHz to 2527 MHz 最大數(shù)據(jù)速率:2000 Kbps 調(diào)制格式:OQPSK 輸出功率:4 dBm 類型: 工作電源電壓:1.8 V to 3.6 V 最大工作溫度:+ 85 C 接口類型:SPI 封裝 / 箱體:QFN-32 封裝:Tray |
| ISP1301BS,118 | 功能描述:射頻收發(fā)器 DO NOT USE ORDER -G OR -S PART RoHS:否 制造商:Atmel 頻率范圍:2322 MHz to 2527 MHz 最大數(shù)據(jù)速率:2000 Kbps 調(diào)制格式:OQPSK 輸出功率:4 dBm 類型: 工作電源電壓:1.8 V to 3.6 V 最大工作溫度:+ 85 C 接口類型:SPI 封裝 / 箱體:QFN-32 封裝:Tray |
| ISP1301BS,151 | 功能描述:射頻收發(fā)器 USB OTG TRANSCEIVER RoHS:否 制造商:Atmel 頻率范圍:2322 MHz to 2527 MHz 最大數(shù)據(jù)速率:2000 Kbps 調(diào)制格式:OQPSK 輸出功率:4 dBm 類型: 工作電源電壓:1.8 V to 3.6 V 最大工作溫度:+ 85 C 接口類型:SPI 封裝 / 箱體:QFN-32 封裝:Tray |
| ISP1301BS,157 | 功能描述:射頻收發(fā)器 DO NOT USE ORDER -G OR -S PART RoHS:否 制造商:Atmel 頻率范圍:2322 MHz to 2527 MHz 最大數(shù)據(jù)速率:2000 Kbps 調(diào)制格式:OQPSK 輸出功率:4 dBm 類型: 工作電源電壓:1.8 V to 3.6 V 最大工作溫度:+ 85 C 接口類型:SPI 封裝 / 箱體:QFN-32 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。