- 您現(xiàn)在的位置：買賣IC網 > PDF目錄67723 > ISP1160BD/01,118 (ST-ERICSSON) UNIVERSAL SERIAL BUS CONTROLLER, PQFP64 PDF資料下載
參數(shù)資料
| 型號： | ISP1160BD/01,118 |
| 廠商： | ST-ERICSSON |
| 元件分類： | 總線控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQFP64 |
| 封裝： | 10 X 10 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-314-2, LQFP-64 |
| 文件頁數(shù)： | 22/88頁 |
| 文件大?。?/td> | 394K |
| 代理商： | ISP1160BD/01,118 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
Philips Semiconductors
ISP1160
Embedded USB Host Controller
Product data
Rev. 05 — 24 December 2004
29 of 88
9397 750 13963
Koninklijke Philips Electronics N.V. 2004. All rights reserved.
the end of the frame for full-speed and low-speed packets. By programming these
elds, the effective USB bus usage can be changed. Furthermore, the size of the ITL
buffers (HcITLBufferLength, 2AH to read, AAH to write) is programmed.
If a USB frame contains both ISO and AT packets, two interrupts will be generated
per frame.
One interrupt is issued concurrently with the SOF. This interrupt (ITLInt is set in the
Hc
PInterrupt register) triggers reading and writing of the ITL buffer by the
microprocessor, after which the interrupt is cleared by the microprocessor.
Next the programmable ATL Interrupt (bit ATLInt is set in the Hc
PInterrupt register)
is issued, which triggers reading and writing of the ATL buffer by the microprocessor,
after which the interrupt is cleared by the microprocessor. If the microprocessor
cannot handle the ISO interrupt before the next ISO interrupt, disrupted ISO trafc
can result.
To be able to send more than one packet to the same Control or Bulk endpoint in the
same frame, the Active bit and the TotalBytes eld are introduced (see Table 5).
Bit Active is cleared only if all data of the Philips Transfer Descriptor (PTD) have been
transferred or if a transaction at that endpoint contained a fatal error. If all PTDs of the
ATL are serviced once and the frame is not over yet, the HC starts looking for a PTD
with bit Active still set. If such a PTD is found and there is still enough time in this
frame, another transaction is started on the USB bus for this endpoint.
For ISO processing, the HCD also has to take care of the BufferStatus register
(2CH, read only) for the ITL buffer RAM operations. After the HCD writes ISO data
into ITL buffer RAM, the ITL0BufferFull or ITL1BufferFull bit (depending on whether it
is ITL0 or ITL1) will be set to logic 1.
After the HC processes the ISO data in the ITL buffer RAM, the corresponding
ITL0BufferDone or ITL1BufferDone bit will automatically be set to logic 1.
The HCD can clear the buffer status bits by a read of the ITL buffer RAM. This must
be done within the 1 ms frame from which ITL0BufferDone or ITL1BufferDone was
set. Failure to do so will cause the ISO processing to stop and a power-on reset or
software reset will have to be applied to the HC, a USB reset to the USB bus must
not be made.
For example, the HCD writes ISO_A data into the ITL0 buffer in the rst frame. This
will cause the HcBufferStatus register to show that the ITL0 buffer is full by setting
bit ITL0BufferFull to logic 1. At this stage, the HCD cannot write ISO data into the
ITL0 buffer RAM again.
In the second frame, the HC will process the ISO_A data in the ITL0 buffer. At the
same time, the HCD can write ISO_B data into the ITL1 buffer. When the next SOF
comes (the beginning of the third frame), both ITL1BufferFull and ITL0BufferDone are
automatically set to logic 1.
In the third frame, the HCD has to read at least two bytes (one word) of the ITL0
buffer to clear both the ITL0BufferFull and ITL0BufferDone bits. If both are not
cleared, when the next SOF comes (the beginning of the fourth frame) the
相關PDF資料 |
PDF描述 |
|---|---|
| ISP1160BD/01,151 | UNIVERSAL SERIAL BUS CONTROLLER, PQFP64 |
| ISP1161A1BM,557 | UNIVERSAL SERIAL BUS CONTROLLER, PQFP64 |
| ISP1181BBS,551 | UNIVERSAL SERIAL BUS CONTROLLER, PQCC48 |
| ISP1181BBS,518 | UNIVERSAL SERIAL BUS CONTROLLER, PQCC48 |
| ISP1181BDGG,112 | UNIVERSAL SERIAL BUS CONTROLLER, PDSO48 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ISP1160BD01FA | 功能描述:IC USB HOST CONTROLLER 64LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應商設備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| ISP1160BD01-S | 功能描述:USB 接口集成電路 USB FULL SPEED HOST RoHS:否 制造商:Cypress Semiconductor 產品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1160BD01-T | 功能描述:USB 接口集成電路 USB HOST CTRL FULL-SPD RoHS:否 制造商:Cypress Semiconductor 產品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1160BD01TM | 功能描述:IC USB HOST CTRL FULL-SPD 64LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應商設備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| ISP1160BM | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Embedded Universal Serial Bus Host Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。