- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1924 > IDT82P20416DBFG (IDT, Integrated Device Technology Inc)IC LIU T1/E1/J1 16CH SH 484BGA PDF資料下載
參數(shù)資料
| 型號(hào)： | IDT82P20416DBFG |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁(yè)數(shù)： | 50/121頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC LIU T1/E1/J1 16CH SH 484BGA |
| 標(biāo)準(zhǔn)包裝： | 84 |
| 功能： | 線路接口單元（LIU） |
| 接口： | E1，J1，T1 |
| 電路數(shù)： | 16 |
| 電源電壓： | 1.8V, 3.3V |
| 功率（瓦特）： | 3.10W |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 484-LFBGA |
| 供應(yīng)商設(shè)備封裝： | 484-CABGA（19x19） |
| 包裝： | 托盤 |
| 包括： | AIS 警報(bào)檢測(cè)器和發(fā)生器，回送功能，PRBS 發(fā)生器 / 檢測(cè)器，遠(yuǎn)程檢測(cè)器和發(fā)生器 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)當(dāng)前第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)
IDT82P20416
16-CHANNEL SHORT HAUL T1/E1/J1 LINE INTERFACE UNIT
Functional Description
34
December 17, 2009
3.5.3
LOSS OF SIGNAL (LOS) DETECTION
The IDT82P20416 detects three kinds of LOS:
LLOS: Line LOS, detected in the receive path;
SLOS: System LOS, detected in the transmit system side;
TLOS: Transmit LOS, detected in the transmit line side.
3.5.3.1 Line LOS (LLOS)
The amplitude and density of the data received from the line side are
monitored. When the amplitude of the data is less than Q Vpp for N
consecutive pulse intervals, LLOS is declared. When the amplitude of
the data is more than P Vpp and the average density of marks is at least
12.5% for M consecutive pulse intervals starting with a mark, LLOS is
cleared. Here Q is defined by the ALOS[2:0] bits (b6~4, LOS,...). P is the
sum of Q and 250 mVpp. N and M are defined by the LAC bit (b7,
In T1/J1 mode, LLOS detection supports ANSI T1.231 and I.431. In
E1 mode, LLOS detection supports G.775 and ETSI 300233/I.431. The
criteria are selected by the LAC bit (b7, LOS,...).
When LLOS is detected, the LLOS_S bit (b0, STAT0,...) will be set. A
transition from ‘0’ to ‘1’ on the LLOS_S bit (b0, STAT0,...) or any transi-
tion (from ‘0’ to ‘1’ or from ‘1’ to ‘0’) on the LLOS_S bit (b0, STAT0,...) will
set the LLOS_IS bit (b0, INTS0,...) to ‘1’, as selected by the LOS_IES bit
(b1, INTES,...). When the LLOS_IS bit (b0, INTS0,...) is ‘1’, an interrupt
will be reported by INT if not masked by the LLOS_IM bit (b0, INTM0,...).
Two pins (LLOS0 and LLOS) are dedicated to LLOS indication.
Whether LLOS is detected in channel 0 or not, LLOS0 is high for a
CLKE1 clock cycle to indicate the start position on LLOS. LLOS indi-
cates LLOS status of all 16 channels in a serial format and repeats every
17 cycles. Refer to Figure-17. LLOS0 and LLOS are updated on the
rising edge of CLKE1. When the clock output on CLKE1 is disabled,
LLOS0 and LLOS will be held in High-Z state. The output on CLKE1 is
controlled by the CLKE1_EN bit (b3, CLKG) and the CLKE1 bit (b2,
CLKG). Refer to section 8.11 on page 110 for CLKE1 timing characteris-
tics.
LLOS may be counted by an internal Error Counte. Refer to
During LLOS, in Receive Single Rail NRZ Format mode, Receive
Dual Rail NRZ Format mode and Receive Dual Rail RZ Format mode,
RDPn/RDNn output low level. In Receive Dual Rail Sliced mode RDPn/
RDNn still output sliced data. RCLKn (if available) outputs high level or
During LLOS, if any of AIS, pattern generation in the receive path or
Digital Loopback is enabled or automatic digital loopback happens,
RDPn/RDNn and RCLKn output corresponding data and clock, and the
setting of the RCKH bit (b7, RCF0,...) is ignored. Refer to the corre-
sponding chapters for details.
Figure-17 LLOS Indication on Pins
1. XCLK is derived from MCLK. It is 1.544 MHz in T1/J1 mode or 2.048 MHz
in E1 mode.
Table-17 LLOS Criteria
Operation
Mode
LAC
Criteria
LLOS Declaring
LLOS Clearing
T1/J1
0
ANSI T1.231
below Q Vpp, N = 175 bits above P Vpp, 12.5% mark density with less than 100 consecutive zeros, M = 175 bits
1
ANSI I.431
below Q Vpp, N = 1544 bits above P Vpp, 12.5% mark density with less than 100 consecutive zeros, M = 175 bits
E1
0
G.775
below Q Vpp, N = 32 bits
above P Vpp, 12.5% mark density with less than 16 consecutive zeros, M = 32 bits
1
ETSI 300233/
I.431
below Q Vpp, N = 2048 bits
above P Vpp, 12.5% mark density with less than 16 consecutive zeros, M = 32 bits
One LLOS Indication Cycle
LLOS
LLOS0
CLKE1
CH0 CH1
CH14 CH15
01
2
314
15
0
CH0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT82P20516DBFG | IC LIU T1/E1/J1 16CH SH 484BGA |
| IDT82P2281PF | TXRX T1/E1/J1 LONG/SHORT 80-TQFP |
| IDT82P2282PF | TXRX T1/J1/E1 2CHAN 100-TQFP |
| IDT82P2284BB | TXRX T1/J1/E1 4CHAN 208-PBGA |
| IDT82P2288BBG | TXRX OCTAL T1/E1/J1 256-PBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT82P20416DBFG8 | 制造商:Integrated Device Technology Inc 功能描述:IC LIU T1/E1/J1 16CH SH 484BGA |
| IDT82P20416DBFGBLANK | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:16-Channel Short Haul T1/E1/J1 Line Interface Unit |
| IDT82P20516 | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:16-Channel Short Haul E1 Line Interface Unit |
| IDT82P20516BFBLANK | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:16-Channel Short Haul E1 Line Interface Unit |
| IDT82P20516BFGBLANK | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:16-Channel Short Haul E1 Line Interface Unit |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。