參數(shù)資料
型號(hào): ICSSSTUF32866EHLFT
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 鎖存器
英文描述: SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96
封裝: GREEN, MO-205CC, LFBGA-96
文件頁(yè)數(shù): 26/27頁(yè)
文件大?。?/td> 310K
代理商: ICSSSTUF32866EHLFT
8
ICSSSTUF32866E
1038B—05/03/05
2. Device standard (cont'd)
2.6 Logic diagram (cont'd)
Figure 7 — Parity logic diagram for 1:2 register-A configuration (positive logic); C0=0, C1=1
D
CK
R
G2
RST#
J1
CK#
H1
CK
Parity
Generator
11
D2
A2
PPO
QERR#
D2 D3,
D5 D6,
D8 D14
D2 D3,
D5 D6,
D8 D14
LPS0
(internal
node)
D2 D3,
D5 D6,
D8-D14
11
PAR_IN
G1
1
0
R
CK
2 Bit
Counter
A3, T3
VREF
0
1
C0
G6
C1
G5
LPS1
(internal node)
CE
D
CK
R
D
CK
R
D
CK
R
D
CK
R
0
1
CE
Q2A Q3A,
Q5A Q6A,
Q8A Q14A
11
Q2B Q3B,
Q5B Q6B,
Q8B Q14B
11
Q
QQ
Q
相關(guān)PDF資料
PDF描述
ICSSSTVA16859CK-LF SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, QCC56
ICSSSTVA16859CK SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, QCC56
ICSSSTVA16859CGLF-T SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO64
ICSSSTVA16859CKLF SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, QCC56
ICSSTV16859BG-T SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICSSSTV16857 制造商:ICS 制造商全稱:ICS 功能描述:DDR 14-Bit Registered Buffer
ICSSSTV16857CG-T 制造商:ICS 制造商全稱:ICS 功能描述:DDR 14-Bit Registered Buffer
ICSSSTV16857YG-T 制造商:ICS 制造商全稱:ICS 功能描述:DDR 14-Bit Registered Buffer
ICSSSTV16857YL-T 制造商:ICS 制造商全稱:ICS 功能描述:DDR 14-Bit Registered Buffer
ICSSSTV16859 制造商:ICS 制造商全稱:ICS 功能描述:DDR 13-Bit to 26-Bit Registered Buffer