- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄360786 > ICS952601yFLFT Programmable Timing Control Hub⑩ for Next Gen P4⑩ processor PDF資料下載
參數(shù)資料
| 型號(hào)： | ICS952601yFLFT |
| 英文描述： | Programmable Timing Control Hub⑩ for Next Gen P4⑩ processor |
| 中文描述： | 可編程定時(shí)控制中心⑩處理器的下一代?、?/td> |
| 文件頁(yè)數(shù)： | 16/24頁(yè) |
| 文件大?。?/td> | 181K |
| 代理商： | ICS952601YFLFT |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)當(dāng)前第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
16
Integrated
Circuit
Systems, Inc.
ICS952601
0701G—10/13/04
PD# is an asynchronous active low input used to shut off all clocks cleanly prior to clock power.
When PD# is asserted low all clocks will be driven low before turning off the VCO. In PD# de-assertion all clocks will start
without glitches.
PD#, Power Down
#
N
W
D
R
W
P
U
P
C
#
U
P
C
C
R
S
#
C
R
S
6
6
V
3
I
C
P
/
C
P
T
O
D
/
B
S
U
F
E
R
e
o
N
1
l
m
r
N
l
m
r
N
l
m
r
N
l
m
r
N
z
H
M
6
6
z
H
M
3
3
z
H
M
8
4
z
H
M
8
1
3
1
0
r
2
t
*
f
o
t
o
2
*
f
r
t
o
t
o
w
o
L
w
o
L
w
o
L
w
o
L
Notes:
1. Refer to tristate control of CPU and SRC clocks in section 7.7 for tristate timing and operation.
2. Refer to Control Registers in section 16 for CPU_Stop, SRC_Stop and PwrDwn SMBus tristate control addresses.
PD# should be sampled low by 2 consecutive CPU# rising edges before stopping clocks. All single ended clocks will be
held low on their next high to low transition.
All differential clocks will be held high on the next high to low transition of the complimentary clock. If the control register
determining to drive mode is set to 'tri-state', the differential pair will be stopped in tri-state mode, undriven.
When the drive mode but corresponding to the CPU or SRC clock of interest is set to '0' the true clock will be driven high at
2 x Iref and the complementary clock will be tristated. If the control register is programmed to '1' both clocks will be tristated.
PWRDWN#
CPU, 133MHz
CPU#, 133MHz
SRC, 100MHz
SRC#, 100MHz
3V66, 66MHz
USB, 48MHz
PCI, 33MHz
REF, 14.31818
PD# Assertion
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS952606 | Programmable Timing Control Hub for Next Gen P4 processor |
| ICS952606FLFT | Programmable Timing Control Hub for Next Gen P4 processor |
| ICS952607YFLF-T | Circular Connector; MIL SPEC:MIL-DTL-38999 Series III; Body Material:Metal; Series:TV01; Number of Contacts:6; Connector Shell Size:9; Connecting Termination:Crimp; Circular Shell Style:Straight Receptacle; Body Style:Straight |
| ICS952607 | 16-Bit Buffers/Drivers With 3-State Outputs 48-SSOP -40 to 85 |
| ICS952621 | Programmable Timing Control Hub⑩ for Next Gen P4⑩ processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS952601YGLFT | 制造商:ICS 制造商全稱:ICS 功能描述:Programmable Timing Control Hub⑩ for Next Gen P4⑩ processor |
| ICS952606 | 制造商:ICS 制造商全稱:ICS 功能描述:Programmable Timing Control Hub for Next Gen P4 processor |
| ICS952606FLFT | 制造商:ICS 制造商全稱:ICS 功能描述:Programmable Timing Control Hub for Next Gen P4 processor |
| ICS952607 | 制造商:ICS 制造商全稱:ICS 功能描述:Programmable Timing Control Hub for Next Gen P4 processor |
| ICS952607YFLF-T | 制造商:ICS 制造商全稱:ICS 功能描述:Programmable Timing Control Hub for Next Gen P4 processor |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。