參數(shù)資料
型號(hào): ICS9248YF-153-T
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: XO, clock
英文描述: 133.33 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
封裝: 0.300 INCH, SSOP-48
文件頁數(shù): 4/14頁
文件大小: 293K
代理商: ICS9248YF-153-T
12
ICS9248-153
Third party brands and names are the property of their respective owners.
PCI_STOP# Timing Diagram
PCI_STOP# is an asynchronous input to the ICS9248-153. It is used to turn off the PCICLK (0:5) clocks for low power
operation. PCI_STOP# is synchronized by the ICS9248-153 internally. PCICLK (0:5) clocks are stopped in a low state and
started with a full high pulse width guaranteed. PCICLK (0:5) clock on latency cycles are only one rising PCICLK clock off
latency is one PCICLK clock.
Notes:
1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9248 device.)
2. PCI_STOP# is an asynchronous input, and metastable conditions may exist. This signal is required to be synchronized
inside the ICS9248.
3. All other clocks continue to run undisturbed.
4. PD# and CPU_STOP# are shown in a high (true) state.
CPUCLK
(Internal)
PCICLK
(Internal)
PCICLK
(Free-runningl)
CPU_STOP#
PWR_DWN#
PCICLK
(External)
PCI_STOP#
相關(guān)PDF資料
PDF描述
ICS950218YF-T-LF 200.4 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
ICS950805YF-T 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
ICS950805YFLF-T 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
ICS950905YFLFT 200.4 MHz, OTHER CLOCK GENERATOR, PDSO48
ICS951704YFLFT 166 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS9248YF-157-T 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Timing Generator for Pentium II Systems
ICS9248YF-163-T 制造商:ICS 制造商全稱:ICS 功能描述:AMD - K7⑩ System Clock Chip
ICS9248YF-168-T 制造商:ICS 制造商全稱:ICS 功能描述:AMD - K7⑩ Clock Generator for Mobile System
ICS9248YF-171-T 制造商:ICS 制造商全稱:ICS 功能描述:AMD - K7TM System Clock Chip
ICS9248YF-189-T 制造商:ICS 制造商全稱:ICS 功能描述:AMD - K7⑩ Clock Generator for Mobile System