- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2070 > ICS1562BM-201T (IDT, Integrated Device Technology Inc)IC VIDEO CLK SYNTHESIZER 16-SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | ICS1562BM-201T |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 7/20頁 |
| 文件大小： | 0K |
| 描述： | IC VIDEO CLK SYNTHESIZER 16-SOIC |
| 產(chǎn)品變化通告： | Product Discontinuation 13/May/2009 |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 類型： | 時(shí)鐘/頻率合成器，時(shí)鐘發(fā)生器，扇出配送 |
| PLL： | 是 |
| 輸入： | CMOS，TTL，晶體 |
| 輸出： | CMOS，PECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:3 |
| 差分 - 輸入:輸出： | 無/是 |
| 頻率 - 最大： | 260MHz |
| 除法器/乘法器： | 是/是 |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-SOIC |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | 1562BM-201T |
Pin Descriptions - ICS1562B-001
PIN#
NAME
DESCRIPTION
10
CLK+
Clock out (non-inverted)
9CLK
Clock out (inverted)
7
LOAD
Load output. This output is normally at the CLK frequency divided by N1.
2
XTAL1
Quartz crystal connection 1/external reference frequency input
3
XTAL2
Quartz crystal connection 2
1
AD0
Address/Data Bit 0 (LSB)
16
AD1
Address/Data Bit 1
15
AD2
Address/Data Bit 2
14
AD3
Address/Data Bit 3 (MSB)
8
LD/N2
Divided LOAD output. See text.
4
STROBE
Control for address/data latch
13
VDD
PLL system power (+5V. See application diagram.)
12
VDDO
Output stage power (+5V)
11
IPRG
Output stage current set
5,6
VSS
Device ground. Both pins must be connected to the same ground potential.
Pin Descriptions - ICS1562B-201
PIN#
NAME
DESCRIPTION
10
CLK+
Clock out (non-inverted)
9CLK
Clock out (inverted)
7
LOAD
Load output. This output is normally at the CLK frequency divided by N1.
2
XTAL1
Quartz crystal connection 1/external reference frequency input
3
XTAL2
Quartz crystal connection 2
4
DATCLK
Data Clock (Input)
16
DATA
Serial Register Data (Input)
15
HOLD~
HOLD (Input)
14
BLANK
Blanking (Input). See Text.
8
LD/N2
Divided LOAD output/shift clock. See text.
1
EXTFBK
External feedback connection for PLL (input). See text.
13
VDD
PLL system power (+5V. See application diagram.)
12
VDDO
Output stage power (+5V)
11
IPRG
Output stage current set
5,6
VSS
Device ground. Both pins must be connected.
ICS1562B
15
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS1574BMT | IC CLOCK GEN PROGR LASER 16-SOIC |
| ICS180M-01LF | IC CLOCK GEN LOW EMI 8-SOIC |
| ICS181M-02LF | IC CLOCK GEN LOW EMI 8-SOIC |
| ICS181M-03LF | IC CLOCK GEN LOW EMI 8-SOIC |
| ICS181M-51LF | IC CLOCK GEN LOW EMI 8-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS1562BM-XXX | 制造商:ICS 制造商全稱:ICS 功能描述:User Programmable Differential Output Graphics Clock Generator |
| ICS1567 | 制造商:ICS 制造商全稱:ICS 功能描述:Differential Output Video Dot Clock Generator |
| ICS1567-742 | 制造商:ICS 制造商全稱:ICS 功能描述:Differential Output Video Dot Clock Generator |
| ICS1567M-742 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video/Graphics Clock Generator |
| ICS1572 | 制造商:ICS 制造商全稱:ICS 功能描述:User Programmable Differential Output Graphics Clock Generator |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。