參數(shù)資料
型號(hào)： IBM25PPC750L-GB375A2R
元件分類： 微控制器/微處理器
英文描述： 32-BIT, 375 MHz, RISC PROCESSOR, CBGA360
封裝： 25 X 25 MM, 1.27 MM PITCH, CERAMIC, BGA-360
文件頁(yè)數(shù)： 6/48頁(yè)
文件大?。?/td> 608K
代理商： IBM25PPC750L-GB375A2R
Page 14
Version 1.02
12/8/99
PowerPC 740 and PowerPC 750 Microprocessor
CMOS 0.20
m Copper Technology, PID-8p, PPC740L and PPC750L, dd3.2
60x Bus Input AC Specications
The following table provides the 60X bus input AC timing specifications for the 750 as defined in Figure 3 and
Figure 4. Input timing specifications for the L2 bus are provided in Section, “L2 Bus Input AC Specifications”
60X Bus Input Timing Specications1
Num
Characteristic
All Frequencies
Unit
Notes
Minimum
Maximum
10a
Address/Data/Transfer Attribute Inputs Valid to SYSCLK (Input
Setup)
2.5
—
ns
2
10b
All Other Inputs Valid to SYSCLK (Input Setup)
2.5
—
ns
3
10c
Mode Select Input Setup to HRESET (DRTRY,TLBISYNC)
8
—
tsysclk
4,5,6,7
11a
SYSCLK to Address/Data/Transfer Attribute Inputs Invalid (Input
Hold)
0.6
—
ns
2
11b
SYSCLK to All Other Inputs Invalid (Input Hold)
0.6
—
ns
3
11c
HRESET to mode select input hold
(DRTRY, TLBISYNC)
0
—
ns
4,6,7
Note:
1. Input specifications are measured from the Vm of the signal in question to the Vm of the rising edge of the input SYSCLK. Input and output timings are
measured at the pin (see Figure 3
2. Address/Data Transfer Attribute inputs are composed of the following–A[0:31], AP[0:3], TT[0:4],TBST, TSIZ[0:2], GBL, DH[0:31], DL[0:31], DP[0:7].
3. All other signal inputs are composed of the following–TS, ABB, DBB, ARTRY, BG, AACK, DBG, DBWO, TA, DRTRY, TEA, DBDIS, TBEN, QACK,
TLBISYNC.
4. The setup and hold time is with respect to the rising edge of HRESET (see Figure 4).
5. tSYSCLK, is the period of the external clock (SYSCLK) in nanoseconds (ns). The numbers given in the table must be multiplied by the period of SYSCLK
to compute the actual time duration (in ns) of the parameter in question.
6. These values are guaranteed by design, and are not tested.
7. This specification is for configuration mode select only. Also note that the HRESET must be held asserted for a minimum of 255 bus clocks after the
PLL re-lock time during the power-on reset sequence.
相關(guān)PDF資料
PDF描述
IBM25PPC750L-GB375A2T 32-BIT, 375 MHz, RISC PROCESSOR, CBGA360
IBM25PPC750L-GB400A2R 32-BIT, 400 MHz, RISC PROCESSOR, CBGA360
IBM25PPC750L-GB400A2T 32-BIT, 400 MHz, RISC PROCESSOR, CBGA360
IBM25PPC750-DB0M2500 32-BIT, 250 MHz, RISC PROCESSOR, CBGA360
IBM25PPC750CX-CP30-3T 32-BIT, 433 MHz, RISC PROCESSOR, PBGA256
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IBM25PPC750L-GB375A2SR 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
IBM25PPC750L-GB375A2ST 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
IBM25PPC750L-GB375A2T 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|360PIN|CERAMIC
IBM25PPC750L-GB375C2R 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
IBM25PPC750L-GB375C2SR 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*