參數(shù)資料
型號(hào)： IBM25PPC405GPR3DB400Z
元件分類： 微控制器/微處理器
英文描述： 32-BIT, 400 MHz, RISC PROCESSOR, PBGA456
封裝： 27 X 27 MM, ENHANCED, PLASTIC, BGA-456
文件頁(yè)數(shù)： 28/58頁(yè)
文件大?。?/td> 1264K
代理商： IBM25PPC405GPR3DB400Z
Preliminary
PowerPC 405GPr Embedded Processor Data Sheet
Page 34 of 58
3/14/03
External Master Peripheral Interface
PerClk
Peripheral clock to be used by an external master and by
synchronous peripheral slaves.
O
5V tolerant
3.3V LVTTL
ExtReset
Peripheral reset to be used by an external master and by
synchronous peripheral slaves.
O
5V tolerant
3.3V LVTTL
HoldReq
Hold Request, used by an external master to request ownership
of the peripheral bus.
I
5V tolerant
3.3V LVTTL
1, 5
HoldAck
Hold Acknowledge, used by the PPC405GPr to transfer
ownership of peripheral bus to an external master.
O
5V tolerant
3.3V LVTTL
6
ExtReq
ExtReq is used by an external master to indicate it is prepared to
transfer data.
I
5V tolerant
3.3V LVTTL
1
ExtAck
ExtAck is used by the PPC405GPr to indicate a data transfer
cycle.
O
5V tolerant
3.3V LVTTL
6
HoldPri
Used by an external master to indicate the priority of a given
external master tenure.
I
5V tolerant
3.3V LVTTL
1
BusReq
Used when the PPC405GPr needs to regain control of peripheral
interface from an external master.
O
5V tolerant
3.3V LVTTL
PerErr
An input used to indicate to the PPC405GPr that an external
slave peripheral error occurred.
I
5V tolerant
3.3V LVTTL
1, 5
Internal Peripheral Interface
UARTSerClk
Serial Clock used to provide an alternate clock to the internally
generated serial clock. Used in cases where the allowable
internally generated baud rates are not satisfactory. This input
can be individually connected to either UART.
I
5V tolerant
3.3V LVTTL
1
UART0_Rx
UART0 Serial Data In.
I
5V tolerant
3.3V LVTTL
1
UART0_Tx
UART0 Serial Data Out.
O
5V tolerant
3.3V LVTTL
6
UART0_DCD
UART0 Data Carrier Detect.
I
5V tolerant
3.3V LVTTL
1
UART0_DSR
UART0 Data Set Ready.
I
5V tolerant
3.3V LVTTL
1
UART0_CTS
UART0 Clear To Send.
I
5V tolerant
3.3V LVTTL
1
UART0_DTR
UART0 Data Terminal Ready.
O
5V tolerant
3.3V LVTTL
6
UART0_RTS
UART0 Request To Send.
O
5V tolerant
3.3V LVTTL
6
UART0_RI
UART0 Ring Indicator.
I
5V tolerant
3.3V LVTTL
1
Signal Functional Description (Part 5 of 8)
Multiplexed signals are shown in brackets following the first signal name assigned to each multiplexed ball.
Notes:
1. Receiver input has hysteresis.
2. Must pull up. See “Pull-Up and Pull-Down Resistors” on page 29 for recommended termination values.
3. Must pull down. See “Pull-Up and Pull-Down Resistors” on page 29 for recommended termination values.
4. If not used, must pull up.
5. If not used, must pull down.
6. Strapping input during reset; pull up or pull down as required.
7. Pull-up may be required. See “External Bus Control Signals” on page 29.
Signal Name
Description
I/OType
Notes
相關(guān)PDF資料
PDF描述
IBM25PPC405GPR3BB400Z 32-BIT, 400 MHz, RISC PROCESSOR, PBGA456
IBM25PPC405GPR3DB266 32-BIT, 266 MHz, RISC PROCESSOR, PBGA456
IBM25PPC603E-BX-133X 32-BIT, 133 MHz, RISC PROCESSOR, CBGA255
IBM25PPC603EV-FX-233X 32-BIT, 233 MHz, RISC PROCESSOR, CQFP240
IBM25PPC603EV-FX-225X 32-BIT, 225 MHz, RISC PROCESSOR, CQFP240
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IBM25PPC405-GPR-3JB266Z 制造商:IBM 功能描述:
IBM25PPC405GPR-3KB266C 制造商:IBM 功能描述:
IBM25PPC440GX3CB667C 制造商:IBM 功能描述:
IBM25PPC603E-BX-080-X 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
IBM25PPC603E-BX-100-X 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*