參數(shù)資料
型號: IBM25NPE405H-3BA266CZ
元件分類: 微控制器/微處理器
英文描述: 32-BIT, 266 MHz, RISC PROCESSOR, PBGA580
封裝: 35 MM, PLASTIC, EBGA-580
文件頁數(shù): 48/74頁
文件大?。?/td> 1423K
代理商: IBM25NPE405H-3BA266CZ
Preliminary
PowerNP NPe405H Embedded Processor Data Sheet
52
System Interface
SysClk
Main System Clock input.
I
3.3V Analog
Wire w/ESD
SysReset
Main System Reset.
I/O
5V tolerant
3.3V LVTTL
1, 2
SysErr
Set to 1 when a Machine Check is generated.
O
5V tolerant
3.3V LVTTL
Halt
Halt from external debugger.
I
5V tolerant
3.3V LVTTL
1
GPIO0_00:31
System General Purpose I/O.
I/O
5V tolerant
3.3V LVTTL
GPIO1_00:31
Communications General Purpose I/O.
I/O
5V tolerant
3.3V LVTTL
TestEn
Test Enable. Used only for manufacturing tests. Pull down
for normal operation.
I
3.3V LVTTL
Rcvr w/PD
TmrClk
This input must toggle at a rate of less than one half the
CPU core frequency (less than 100MHz in most cases). In
most cases this input toggles much slower (in the 1MHz to
10MHz range).
I
5V tolerant
3.3V LVTTL
1
Trace Interface
[TS1E]
[TS2E]
Even Trace execution status.To access this function,
software must toggle a DCR bit.
O
5V tolerant
3.3V LVTTL
[TS1O]
[TS2O]
Odd Trace execution status. To access this function,
software must toggle a DCR bit.
O
5V tolerant
3.3V LVTTL
[TS3:6]
Trace Status. To access this function, software must toggle
a DCR bit.
O
5V tolerant
3.3V LVTTL
[TrcClk]
Trace interface clock. A toggling signal that is always half
of the CPU core frequency. To access this function,
software must toggle a DCR bit.
O
5V tolerant
3.3V LVTTL
1
Power Pins
GND
Ground
Note: J09-J14, K09-K14, L09-L14, M09-M14, N09-N14,
and P09-P14 are also thermal balls.
I
Hardwire
VDD
Logic voltage—2.5 V
I
Hardwire
OVDD
Output driver voltage—3.3V
I
Hardwire
AVDD
Filtered PLL voltage—2.5 V
I
3.3V DC
Wire w/ESD
Other Pins
Reserved
Do not connect signals, voltage, or ground to these pins.
n/a
Signal Functional Description (Part 9 of 9)
Notes:
1. Receiver input has hysteresis.
2. Must pull up. See “Pull-up and Pull-down Resistors” on page 43 for recommended termination values.
3. Must pull down. See “Pull-up and Pull-down Resistors” on page 43 for recommended termination values.
4. If not used, must pull up.
5. If not used, must pull down.
6. Strapping input during reset; pull up or pull down as required.
7. Pull-up may be required. See “External Peripheral Bus Control Signals” on page 43.
Signal Name
Description
I/O
Type
Notes
相關(guān)PDF資料
PDF描述
IBM25NPE405H-3DA200CZ 32-BIT, 200 MHz, RISC PROCESSOR, PBGA580
IBM25NPE405L-3DA200CZ 32-BIT, 200 MHz, RISC PROCESSOR, PBGA324
IBM25NPE405L-3FA200CZ 32-BIT, 200 MHz, RISC PROCESSOR, PBGA324
IBM25NPE405L-3FA266CZ 32-BIT, 266 MHz, RISC PROCESSOR, PBGA324
IBM25PPC405EP-3GB133CZ 32-BIT, 133.33 MHz, RISC PROCESSOR, PBGA385
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IBM25NPE405L-3FA133C 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerNP
IBM25NPE405L-3FA133CZ 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerNP
IBM25NPE405L-3FA200C 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerNP
IBM25NPE405L-3FA200CZ 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerNP
IBM25NPE405L-3FA266C 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerNP