- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379201 > IA8X44 (Innovasic Semiconductor) SDLC COMMUNICATIONS CONTROLLER PDF資料下載
參數(shù)資料
| 型號： | IA8X44 |
| 廠商： | Innovasic Semiconductor |
| 英文描述： | SDLC COMMUNICATIONS CONTROLLER |
| 中文描述： | SDLC的通信控制器 |
| 文件頁數(shù)： | 29/49頁 |
| 文件大小： | 220K |
| 代理商： | IA8X44 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
IA8044/IA8344
Data Sheet
SDLC COMMUNICATIONS CONTROLLER
STS.6
RBE
Receive buffer empty. RBE is set by the CPU when it is ready to
receive a frame or has just read the buffer. RBE is cleared by the
SIU when a frame has been received. Can be thought of as a Receive
Enable.
STS.7
TBF
Transmit buffer full. TBF is set by the CPU to indicate that the
transmit buffer is ready and TBF is cleared by the SIU.
Send/Receive count register (NSNR):
The NSNR contains both the transmit and receive sequence numbers in addition to the tally error
indications. The CPU can read and write the STS. Accessing the STS by the CPU via 2 cycle
instructions (JBC bit,rel and MOV bit,C) should not be used. The SIU can read and write the
NSNR. The NS and NR counters are not used in non-AUTO mode. NSNR is bit addressable.
NSNR
Bit: 7
6
5
4
NS2
NS1
NS0
SES
NSNR.0
SER
Sequence error receive. NS (P) NR (S).
NSNR.1
NR0
Receive sequence counter, Bit 0.
NSNR.2
NR1
Receive sequence counter, Bit 1.
NSNR.3
NR2
Receive sequence counter, Bit 2.
NSNR.4
SES
Sequence error send. NR (P) NS (S) and
NR (P) NS (S) + 1.
NSNR.5
NS0
Send sequence counter, Bit 0.
NSNR.6
NS1
Send sequence counter, Bit 1.
NSNR.7
NS2
Send sequence counter, Bit 2.
Station Address register (STAD):
The STAD contains the station address (node address) of the chip. The CPU can read or write
STAD but should access STAD only when RTS = 0 and RBE = 0. Normally STAD is accessed
only during initialization. STAD is byte addressable.
STAD
Bit: 7
6
5
4
STAD.7
STAD.6
STAD.5
STAD.4
Copyright
2003
innov
ASIC
The End of Obsolescence
ENG210010112-00
www.innovasic.com
Customer Support:
Page 29 of 49
1-888-824-4184
3
2
1
0
SER
NR2
NR1
NR0
3
2
1
0
STAD.3
STAD.2
STAD.1
STAD.0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IA82050-PDW28I-01 | ASYNCHRONOUS SERIAL CONTROLLER |
| IA82050-PLC28I-01 | ASYNCHRONOUS SERIAL CONTROLLER |
| IA82050 | ASYNCHRONOUS SERIAL CONTROLLER |
| IA82050-PLC28C-01 | ASYNCHRONOUS SERIAL CONTROLLER |
| IA82050-PDW28C-01 | ASYNCHRONOUS SERIAL CONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IA8X44PDW40I3 | 制造商:INNOVASIC 制造商全稱:INNOVASIC 功能描述:SDLC Communications Controller |
| IA8X44PDW40IR3 | 功能描述:IC MCU 8BIT 12MHZ 40DIP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器 - 特定應(yīng)用 系列:- 產(chǎn)品變化通告:Product Discontinuation 26/Aug/2009 標(biāo)準(zhǔn)包裝:250 系列:- 應(yīng)用:網(wǎng)絡(luò)處理器 核心處理器:4Kc 程序存儲器類型:- 控制器系列:- RAM 容量:16K x 8 接口:以太網(wǎng)，UART，USB 輸入/輸出數(shù):- 電源電壓:1.8V, 3.3V 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:208-LQFP 包裝:帶卷 (TR) 供應(yīng)商設(shè)備封裝:PG-LQFP-208 其它名稱:SP000314382 |
| IA8X44PLC44I3 | 制造商:Innovasic Inc 功能描述:5 V Serial Interface SDLC Communications Controller - PLCC-44 |
| IA8X44PLC44IR3 | 功能描述:IC MCU 8BIT 12MHZ 44PLCC RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器 - 特定應(yīng)用 系列:- 產(chǎn)品變化通告:Product Discontinuation 26/Aug/2009 標(biāo)準(zhǔn)包裝:250 系列:- 應(yīng)用:網(wǎng)絡(luò)處理器 核心處理器:4Kc 程序存儲器類型:- 控制器系列:- RAM 容量:16K x 8 接口:以太網(wǎng)，UART，USB 輸入/輸出數(shù):- 電源電壓:1.8V, 3.3V 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:208-LQFP 包裝:帶卷 (TR) 供應(yīng)商設(shè)備封裝:PG-LQFP-208 其它名稱:SP000314382 |
| IA8X44-PLC44I-R-P03 | 制造商:INNOVASIC 制造商全稱:INNOVASIC 功能描述:SDLC Communications Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。