參數(shù)資料
型號(hào)： HYE18P32161AC-85
廠商： INFINEON TECHNOLOGIES AG
英文描述： 32M Asynchronous/Page CellularRAM
中文描述： 32M的異步/頁(yè)的CellularRAM
文件頁(yè)數(shù)： 11/33頁(yè)
文件大?。?/td> 641K
代理商： HYE18P32161AC-85
Data Sheet
11
V2.0, 2003-12-16
HYE18P32161AC(-/L)70/85
32M Asynch/Page CellularRAM
Overview
1.4
HYE18P32161AC(-/L)70/85 Ball Definition and Description
Table 2
Ball
CS1
Ball Description - HYE18P32161AC(-/L)70/85
Type
Detailed Function
Input
Chip Select
CS1 enables the command decoder when low and disables it when high. When the
command decoder is disabled new commands are ignored, addresses are don’t care and
outputs are forced to high-Z. Internal operations, however, continue. For the details
please refer to the command tables in
Chapter 1.6
.
Input
Output Enable
OE controls DQ output driver. OE low drives DQ, OE high sets DQ to high-Z.
Input
Write Enable
WE set to low while CS is low initiates a write command.
Input
Upper/Lower Byte Enable
UB enables the upper byte DQ15-8 (resp. LB DQ7 … 0) during read/write operations.
UB (LB) deassertion prevents the upper (lower) byte from being driven during read or
being written.
Input
Deep Power Down Enable/ Set Control Register
Strapping ZZ to low for more than 10μs the device is put to deep power down mode. If a write
access is initiated instantly (<500ns) after ZZ has been asserted to low access to the refresh
configuration register is given. By applying the SET CONTROL REGISTER (SCR) command
(see
Table 3
) the address bus is then loaded into the refresh control register.
Input
Address Inputs
During a Control Register Set operation, the address inputs define the register settings.
I/O
Data Input/Output
The DQ signals 0 to 15 form the 16-bit data bus.
Power
Supply
Power and Ground for the internal logic.
Power
Supply
Isolated Power and Ground for the output buffers to provide improved noise immunity.
–
No Connect
Please do not connect. Reserved for future use, i.e. E3: A21, see ballout in
Figure 2
on
Page 10
.
OE
WE
UB, LB
ZZ
A <20:0>
DQ <15:0>
1
×
V
DD
1
×
V
SS
1
×
V
DDQ
1
×
V
SSQ
1
×
NC
Power Supply, Core
Power Supply, I/O Buffer
相關(guān)PDF資料
PDF描述
HYE18P32161AC 32M Asynchronous/Page CellularRAM
HYE18P32161ACL70 JT 23C 21#20 2#16 SKT PLUG
HYE18P32161ACL85 Circular Connector; MIL SPEC:MIL-DTL-38999 Series II; Body Material:Metal; Series:JT; No. of Contacts:11; Connector Shell Size:18; Connecting Termination:Crimp; Circular Shell Style:Straight Plug; Body Style:Straight RoHS Compliant: No
HYE18P32161AC-70 32M Asynchronous/Page CellularRAM
HYE25L256160AC-75 SMP(M)PIN CONT,PCB REAR MNT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HYE18P32161ACL70 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:32M Asynchronous/Page CellularRAM
HYE18P32161ACL85 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:32M Asynchronous/Page CellularRAM
HYE25L128160AC-7.5 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:BJAWBMSpecialty DRAMs Mobile-RAM
HYE25L128160AC-75 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:128-MBIT SYNCHRONOUS LOW-POWER DRAM IN CHIPSIZE PACKAGES
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*