- 您現(xiàn)在的位置：買賣IC網 > PDF目錄353425 > HYB25D256160TT-3 (INFINEON TECHNOLOGIES AG) 240 x 128 pixel format, Blue LED backlight PDF資料下載
參數資料
| 型號： | HYB25D256160TT-3 |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 英文描述： | 240 x 128 pixel format, Blue LED backlight |
| 中文描述： | 記憶譜 |
| 文件頁數： | 16/94頁 |
| 文件大?。?/td> | 3326K |
| 代理商： | HYB25D256160TT-3 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁
Data Sheet
23
Rev. 1.6, 2004-12
HYB25D256[16/40/80]0C[E/C/F/T](L)
256 Mbit Double-Data-Rate SDRAM
Functional Description
3.2
Mode Register Definition
The Mode Register is used to define the specific mode of operation of the DDR SDRAM. This definition includes
the selection of a burst length, a burst type, a CAS latency, and an operating mode. The Mode Register is
programmed via the Mode Register Set command (with BA0 = 0 and BA1 = 0) and retains the stored information
until it is programmed again or the device loses power (except for bit A8, which is self-clearing).
Mode Register bits A0-A2 specify the burst length, A3 specifies the type of burst (sequential or interleaved), A4-
A6 specify the CAS latency, and A7-A12 specify the operating mode.
The Mode Register must be loaded when all banks are idle, and the controller must wait the specified time before
initiating the subsequent operation. Violating either of these requirements results in unspecified operation.
MR
Mode Register Definition
(BA[1:0] = 00B)
BA1
BA0
A12
A11
A10
A9A8A7A6A5
A4A3A2A1A0
0
OPERATING MODE
CL
BT
BL
reg. addr
w
Field
Bits
Type1)
1) w = write only register bit
Description
BL
[2:0]
w
Burst Length
Number of sequential bits per DQ related to one read/write command; see
Note: All other bit combinations are RESERVED.
001 2
010 4
011 8
BT
3
Burst Type
See Table 7 for internal address sequence of low order address bits; see
0
Sequential
1
Interleaved
CL
[6:4]
CAS Latency
Number of full clocks from read command to first data valid window; see Chapter 3.2.3.
Note: All other bit combinations are RESERVED.
010 2
011 3
101 1.5
Note: DDR200 components only
110 2.5
MODE [12:7]
Operating Mode
See Chapter 3.2.4.
Note: All other bit combinations are RESERVED.
000000
Normal Operation without DLL Reset
000010
Normal Operation with DLL Reset
相關PDF資料 |
PDF描述 |
|---|---|
| HYB39T256160TT-3 | 240 x 128 pixel format, CFL Backlight with power harness |
| HYB39S512160TT-3 | 240 x 128 pixel format, CFL Backlight with power harness |
| HYB39D512160TT-3 | 240 x 128 pixel format, CFL Backlight with power harness |
| HYB39T128160TC-3 | DIODE ZENER SINGLE 200mW 39Vz 3.2mA-Izt 0.05 0.1uA-Ir 30 SOT-323 3K/REEL |
| HYB39T128160TC-37 | DIODE TVS DUAL 3V SOT23 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| HYB25D256160TT-37 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:MEMORY SPECTRUM |
| HYB25D256160TT-5 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:MEMORY SPECTRUM |
| HYB25D256160TT-6 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:MEMORY SPECTRUM |
| HYB25D256160TT-7 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:MEMORY SPECTRUM |
| HYB25D256160TT-75 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:MEMORY SPECTRUM |
發(fā)布緊急采購，3分鐘左右您將得到回復。