- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370783 > HYB25D128323C-4.5 (INFINEON TECHNOLOGIES AG) 128 Mbit DDR SGRAM PDF資料下載
參數(shù)資料
| 型號： | HYB25D128323C-4.5 |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 英文描述： | 128 Mbit DDR SGRAM |
| 中文描述： | 128兆的DDR SGRAM |
| 文件頁數(shù)： | 34/53頁 |
| 文件大?。?/td> | 1166K |
| 代理商： | HYB25D128323C-4.5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
masked
HYB25D128323C[-3/-3.3/-3.6/-4.5/-5.0/L3.6/L4.5]
128 Mbit DDR SGRAM [4M x 32]
Register Set
Data Sheet
34
V1.7, 2003-07
3.6.5
A Burst Write can be interrupted by a Read command sent to any bank. The DQs must be in the high impedance
state at least one clock cycle before the data of the interrupting read appears on the outputs to avoid data
contention. Before the Read Command is registered, any residual data from the burst write cycle must be masked
by DMx. Data that is presented on the DQ pins before the Read command is initiated, will actually be written to
the memory.
Write Interrupted by a Read
Figure 28
Write interrupted by Read
3.6.6
A Burst Write operation can be interrupted before completion of the burst by a Precharge of the same bank.
Random column access is allowed. A Write Recovery time (
t
WR
) is required from the last data to Precharge
command. When Precharge command is asserted, any residual data from the burst write cycle must be masked
by DMx.
Write Interrupted by a Precharge
NOP
D-in
2
CLK
Write
DQSx
DQx
D-in
0
Command
t
WTR
DMx
CL = 2
NOP
NOP
Read
NOP
NOP
D-in
1
D-in
3
t
DQSS
D-out
0
D-out
1
Last valid
data
Data must be
Burst length = 8
CL = 2
Data is masked
by Read
D-in
4
D-in
5
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HYB25D128323C-5 | 128 Mbit DDR SGRAM |
| HYB25D128323C-L4.5 | 128 Mbit DDR SGRAM |
| HYB25D128323CL4.5 | 128 Mbit DDR SGRAM |
| HYB25D128323C-L3.6 | 128 Mbit DDR SGRAM |
| HYB25D128323ACL-33 | JT 55C 55#22D SKT PLUG |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HYB25D128323C-5 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:128 Mbit DDR SGRAM |
| HYB25D128323CL3.6 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:128 Mbit DDR SGRAM |
| HYB25D128323C-L3.6 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:128 Mbit DDR SGRAM |
| HYB25D128323CL-3.6 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:128 Mbit DDR SGRAM |
| HYB25D128323CL4.5 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:128 Mbit DDR SGRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。