- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370740 > HY5R256HC -|2.5V|8K|40|Direct RDRAM - 256M PDF資料下載
參數(shù)資料
| 型號： | HY5R256HC |
| 英文描述： | -|2.5V|8K|40|Direct RDRAM - 256M |
| 中文描述： | - |為2.5V | 8K的| 40 |直接RDRAM的- 256M |
| 文件頁數(shù)： | 34/64頁 |
| 文件大?。?/td> | 4542K |
| 代理商： | HY5R256HC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
34
Rev.0.9/Dec.2000
Direct RDRAM
256/288-Mbit (512Kx16/18x32s) Preliminary
Figure 32: REFB Register
Figure 33: CCA Register
15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
Read/write register.
Reset value is zero (from SETR/CLRR).
Refresh Bank register.
REFB4..REFB0 is the bank that will be refreshed next
during self-refresh. REFB4..0 is incremented after each
self-refresh activate and precharge operation pair.
Control Register: REFB
Address: 041
16
0
0
0
0
0
0
0
0
0
0
0
0
REFB4..REFB0
15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
Read/write register.
Reset value is zero (SETR/CLRR or SIO Reset).
CCA6..CCA0 - Current Control A. Controls the I
OL
output current for the DQA8..DQA0 pins.
ASYMA0 control the asymmetry of the V
OL
/V
OH
voltage swing about the V
REF
reference voltage for the
DQA8..0 pins;
Control Register: CCA
Address: 043
16
0
0
0
0
0
0
0
CCA6..CCA0
ASYMA
1..0
ASYMA0
0
ODF
0.00
R
DA
1.00
1
0.12
0.81
where ODF is the OverDrive Factor (the extra I
OL
current sunk by the RSL output when ASYMA0 is
set) and Table18 shows the R
DA
parameter range,
where R
DA
= 1/(1+2*ODF)
Figure 34: REFR Register
Figure 35: CCB Register
15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
Read/write register.
Reset value is zero (from SETR/CLRR).
Refresh Row register.
REFR8..REFR0 is the row that will be refreshed next
by the REFP command or by self-refresh. REFR8..0 is
incremented when BR4..0=11111 for the REFA
command. REFR8..0 is incremented when
REFB4..0=11111 for self-refresh.
Control Register: REFR
Address: 042
16
0
0
0
0
0
0
0
REFR8..REFR0
15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
Read/write register.
Reset value is zero (SETR/CLRR or SIO Reset).
CCB6..CCB0 - Current Control B. Controls the I
OL
output current for the DQB8..DQB0 pins.
ASYMB0 control the asymmetry of the V
OL
/V
OH
voltage swing about the V
REF
reference voltage for the
DQB8..0 pins.
Control Register: CCB
Address: 044
16
0
0
0
0
0
0
0
CCB6..CCB0
ASYMB
1..0
ASYMB0
0
ODF
0.00
R
DA
1.00
1
0.12
0.81
where ODF is the OverDrive Factor (the extra I
OL
current sunk by the RSL output when ASYMB0 is
set) and Table18 shows the R
DA
parameter range,
where R
DA
= 1/(1+2*ODF)
相關PDF資料 |
PDF描述 |
|---|---|
| HY5R288HC | -|2.5V|8K|40|Direct RDRAM - 288M |
| HY5V16CF | 1Mx16|3.3V|4K|H|SDR SDRAM - 16M |
| HY5V16CF-H | x16 SDRAM |
| HY5V16CF-S | x16 SDRAM |
| HY6116-10 | x8 SRAM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| HY5S2B6DLF-BE | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4Banks x 2M x 16bits Synchronous DRAM |
| HY5S2B6DLFP-BE | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4Banks x 2M x 16bits Synchronous DRAM |
| HY5S2B6DLFP-SE | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4Banks x 2M x 16bits Synchronous DRAM |
| HY5S2B6DLF-SE | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4Banks x 2M x 16bits Synchronous DRAM |
| HY5S5B2BLF-6E | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:256M (8Mx32bit) Mobile SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。