- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371862 > HMS81C4316 [TV : OSD/ I?C] PDF資料下載
參數(shù)資料
| 型號： | HMS81C4316 |
| 英文描述： | [TV : OSD/ I?C] |
| 中文描述： | [電視：OSD /我？?] |
| 文件頁數(shù)： | 56/94頁 |
| 文件大?。?/td> | 1652K |
| 代理商： | HMS81C4316 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁當前第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁
HMS81032E/HMS81032TL
52
Nov. 2001 Ver 2.00
Response Time
The INT1 ~ INT2 edge are latched into IFINT1 ~ IFINT2 at every
machine cycle. The values are not actually polled by the circuitry
until the next machine cycle. If a request is active and conditions
are right for it to be acknowledged, a hardware subroutine call to
the requested service routine will be the next instruction to be ex-
ecuted. The DIV itself takes twelve cycles. Thus, a minimum of
twelve complete machine cycles elapse between activation of an
external interrupt request and the beginning of execution of the
first instruction of the service routine.
Figure 14-8 shows interrupt response timings.
Figure 14-8 Interrupt Response Timing Diagram
14.8 Key Scan Input Processing
Key Scan Interrupt is generated by detecting low or high
Input from each Input pin (R0, R1) is one of the sources
which release standby (SLEEP, STOP) mode. Key Scan
ports are all 16bit which are controlled by Standby Mode
Release Register (SMRR0, SMRR1). Key Input is consid-
ered as Interrupt, therefore, KSCNE bit of IEHN should be
set for correct interrupt executing, SLEEP mode and STOP
mode, the rest of executing is the same as that of external
Interrupt. Each SMRR Register bit is allowed for each port
(for Bit= “0”, no Key Input, for Bit= “1”, Key Input avail-
able). At reset, SMRR becomes “00h”. So, there is no Key
Input source.
Figure 14-7 External Interrupt Block Diagram
IFINT1
INT1 pin
INT1 INTERRUPT
IFINT2
INT2 pin
INT2 INTERRUPT
IEDS
[0CBH]
Edge selection
Register
2
2
BTCL
IED1H
7
6
5
4
3
2
1
0
IED2H
INITIAL VALUE: --0000--
B
ADDRESS: 0CB
H
IEDS
-
W
Ext. Int. Edge Selection reg.
01: Falling Edge Selection
10: Rising Edge Selection
11: Both Edge Selection
IED2*
-
-
-
W
W
W
IED2L
IED1L
01: Falling Edge Selection
10: Rising Edge Selection
11: Both Edge Selection
IED1*
Interrupt
goes
active
Interrupt
latched
Interrupt
processing
Interrupt
routine
8 f
XIN
period
max. 12 f
XIN
period
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HMS81C4324 | [TV : OSD/ I?C] |
| HMS81C4332 | [TV : OSD/ I?C] |
| HMS81C5216 | REMOTE CONTROLLER |
| HMS87C5216 | REMOTE CONTROLLER |
| HMS81C4460 | HYNIX SEMICONDUCTOR INC. 8-BIT SINGLE-CHIP MICROCONTROLLERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HMS81C4324 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:[TV : OSD/ I?C] |
| HMS81C4332 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:[TV : OSD/ I?C] |
| HMS81C4360 | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:HYNIX SEMICONDUCTOR INC. 8-BIT SINGLE-CHIP MICROCONTROLLERS |
| HMS81C4360SK | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:HYNIX SEMICONDUCTOR INC. 8-BIT SINGLE-CHIP MICROCONTROLLERS |
| HMS81C43XX | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER FOR TELEVISION |
發(fā)布緊急采購，3分鐘左右您將得到回復。