ii
2.8
2.9
Memory Map...................................................................................................................... 47
Application Notes...............................................................................................................
2.9.1
Notes on Data Access...........................................................................................
2.9.2
Notes on Bit Manipulation.................................................................................... 52
2.9.3
Notes on Use of the EEPMOV Instruction...........................................................
50
50
58
Section 3
3.1
3.2
Exception Handling
........................................................................................ 59
Overview............................................................................................................................ 59
Reset...................................................................................................................................
3.2.1
Overview...............................................................................................................
3.2.2
Reset Sequence.....................................................................................................
3.2.3
Interrupt Immediately after Reset.........................................................................
Interrupts ............................................................................................................................ 61
3.3.1
Overview...............................................................................................................
3.3.2
Interrupt Control Registers ...................................................................................
3.3.3
External Interrupts.................................................................................................
3.3.4
Internal Interrupts.................................................................................................. 73
3.3.5 Interrupt Operations.............................................................................................. 74
3.3.6
Interrupt Response Time.......................................................................................
Application Notes...............................................................................................................
3.4.1
Notes on Stack Area Use ...................................................................................... 80
3.4.2
Notes on Rewriting Port Mode Registers.............................................................
3.4.3
Notes on Interrupt Request Flag Clearing Methods .............................................
59
59
59
60
3.3
61
63
72
79
80
3.4
81
83
Section 4
4.1
Clock Pulse Generators
.................................................................................
Overview............................................................................................................................ 85
4.1.1
Block Diagram...................................................................................................... 85
4.1.2
System Clock and Subclock.................................................................................. 85
System Clock Generator .................................................................................................... 86
Subclock Generator............................................................................................................ 89
Prescalers ...........................................................................................................................
Note on Oscillators.............................................................................................................
4.5.1
Definition of Oscillation Settling Standby Time .................................................. 92
4.5.2
Notes on Use of Crystal Oscillator Element
(Excluding Ceramic Oscillator Element).............................................................. 94
85
4.2
4.3
4.4
4.5
91
92
Section 5
5.1
Power-Down Modes
.......................................................................................
Overview............................................................................................................................ 95
5.1.1
System Control Registers...................................................................................... 98
Sleep Mode......................................................................................................................... 103
5.2.1
Transition to Sleep Mode...................................................................................... 103
5.2.2
Clearing Sleep Mode............................................................................................. 103
5.2.3
Clock Frequency in Sleep (Medium-Speed) Mode............................................... 104
95
5.2