431
SCR31—Serial control register 31
H'9A
SCI31
Bit
Initial value
Read/Write
7
TIE31
0
R/W
6
RIE31
0
R/W
5
TE31
0
R/W
0
CKE310
0
R/W
2
TEIE31
0
R/W
1
CKE311
0
R/W
4
RE31
0
R/W
Receive interrupt enable
0
Receive data full interrupt request (RXI) and receive error interrupt request (ERI) disabled
1
Receive data full interrupt request (RXI) and receive error interrupt request (ERI) enabled
Multiprocessor interrupt enable
0
Multiprocessor interrupt request disabled (normal receive operation)
[Clearing conditions]
When data is received in which the multiprocessor bit is set to 1
Multiprocessor interrupt request enabled
The receive interrupt request (RXI), receive error interrupt request (ERI), and setting of the
RDRF, FER, and OER flags in the serial status register (SSR), are disabled until data with
the multiprocessor bit set to 1 is received.
Receive enable
1
Transmit enable
0
1
Transmit operation disabled (TXD pin is transmit data pin)
Transmit operation enabled (TXD pin is transmit data pin)
0
Receive operation disabled (RXD pin is I/O port)
1
Receive operation enabled (RXD pin is receive data pin)
Transmit end interrupt enable
0
Transmit end interrupt request (TEI) disabled
1
Transmit end interrupt request (TEI) enabled
Clock enable
Bit 1
CKE311
0
0
1
1
Bit 0
CKE310
0
1
0
1
Communication Mode
Asynchronous
Synchronous
Asynchronous
Synchronous
Asynchronous
Synchronous
Asynchronous
Synchronous
Internal clock
Internal clock
Internal clock
Reserved (Do not specify this combination)
External clock
External clock
Reserved (Do not specify this combination)
Reserved (Do not specify this combination)
I/O port
Serial clock output
Clock output
Clock input
Serial clock input
Clock Source
SCK
Pin Function
Description
Transmit interrupt enable
0
Transmit data empty interrupt request (TXI) disabled
1
Transmit data empty interrupt request (TXI) enabled
3
MPIE31
0
R/W