- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄173638 > GS8170DW72AC-250IT (GSI TECHNOLOGY) 256K X 72 STANDARD SRAM, 2.1 ns, PBGA209 PDF資料下載
參數(shù)資料
| 型號(hào)： | GS8170DW72AC-250IT |
| 廠商： | GSI TECHNOLOGY |
| 元件分類(lèi)： | SRAM |
| 英文描述： | 256K X 72 STANDARD SRAM, 2.1 ns, PBGA209 |
| 封裝： | 14 X 22 MM, 1 MM PITCH, BGA-209 |
| 文件頁(yè)數(shù)： | 5/32頁(yè) |
| 文件大?。?/td> | 1038K |
| 代理商： | GS8170DW72AC-250IT |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)
GS8170DW36/72AC-350/333/300/250
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.04 4/2005
13/32
2003, GSI Technology
Double Late Write, Pipelined Read Truth Table
CK
E1
(tn)
E
(tn)
ADV
(tn)
W
(tn)
B
(tn)
Previous
Operation
Current Operation
DQ/CQ
(tn)
DQ/CQ
(tn+1)
DQ/CQ
(t)
0→1
X
F
0
X
Bank Deselect
***/***
Hi-Z/Hi-Z
---
0→1
X
1
X
Bank Deselect Bank Deselect (Continue)
Hi-Z/Hi-Z
---
0→1
1
T
0
X
Deselect
***/***
Hi-Z/CQ
---
0→1
X
1
X
Deselect
Deselect (Continue)
Hi-Z/CQ
---
0→1
0
T
0
T
X
Write
Loads new address
Stores DQx if Bx = 0
***/***
D1/CQ
0→1
0
T
0
F
X
Write (Abort)
Loads new address
No data stored
***/***
Hi-Z/CQ
0→1
X
1
X
T
Write
Write Continue
Increments address by 1
Stores DQx if Bx = 0
***/***
Dn-1/CQ
Dn/CQ
0→1
X
1
X
F
Write
Write Continue (Abort)
Increments address by 1
No data stored
***/***
Dn-1/CQ
Hi-Z/CQ
0→1
0
T
0
1
X
Read
Loads new address
***/***
Q1/CQ
---
0→1
X
1
X
Read
Read Continue
Increments address by 1
Qn-1/CQ
Qn/CQ
---
Notes:
1. If E2 = EP2 and E3 = EP3, then E = “T” else E = “F”.
2. If one or more Bx = 0, then B = “T” else B = “F”.
3. “1” = input “high”; “0” = input “l(fā)ow”; “X” = input “don’t care”; “T” = input “true”; “F” = input “false”.
4. “***” indicates that the DQ input requirement / output state and CQ output state are determined by the previous operation.
5.
“---” indicates that the DQ input requirement / output state and CQ output state are determined by the next operation.
6. DQs are tristated in response to Bank Deselect, Deselect, and Write commands, one full cycle after the command is sampled.
7. CQs are tristated in response to Bank Deselect commands only, one full cycle after the command is sampled.
8. Up to three (3) Continue operations may be initiated after a Read or Write operation is initiated to burst transfer up to four (4) distinct pieces
of data per single external address input. If a fourth (4th) Continue operation is initiated, the internal address wraps back to the initial exter-
nal (base) address.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS8170DW72AGC-300IT | 256K X 72 STANDARD SRAM, 1.8 ns, PBGA209 |
| GS8182S18GBD-200I | 1M X 18 DDR SRAM, 0.45 ns, PBGA165 |
| GS8182T36BGD-333IT | 512K X 36 DDR SRAM, 0.45 ns, PBGA165 |
| GS82032AGQ-133IT | 64K X 32 CACHE SRAM, 10 ns, PQFP100 |
| GS8321EV18GE-133T | 2M X 18 CACHE SRAM, 8.5 ns, PBGA165 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS8170DW72AC-300I | 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 1.8V 18MBIT 256KX72 1.8NS 209FBGA - Trays |
| GS8170DW72AC-350I | 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 1.8V 18MBIT 256KX72 1.7NS 209FBGA - Trays |
| GS8170DW72AGC-250 | 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 1.8V 18MBIT 256KX72 2.1NS 209FBGA - Trays |
| GS8170DW72AGC-250I | 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 1.8V 18MBIT 256KX72 2.1NS 209FBGA - Trays |
| GS8170DW72AGC-300 | 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 1.8V 18MBIT 256KX72 1.8NS 209FBGA - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。