- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄223865 > GS8160E36GT-250 (GSI TECHNOLOGY) 512K X 36 CACHE SRAM, 5.5 ns, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | GS8160E36GT-250 |
| 廠商： | GSI TECHNOLOGY |
| 元件分類： | SRAM |
| 英文描述： | 512K X 36 CACHE SRAM, 5.5 ns, PQFP100 |
| 封裝： | TQFP-100 |
| 文件頁數(shù)： | 13/25頁 |
| 文件大?。?/td> | 647K |
| 代理商： | GS8160E36GT-250 |
GS8160E18/32/36T-250/225/200/166/150/133
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 2.13 11/2004
20/25
1999, GSI Technology
Sleep Mode
During normal operation, ZZ must be pulled low, either by the user or by its internal pull down resistor. When ZZ is pulled high,
the SRAM will enter a Power Sleep mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to
low, the SRAM operates normally after ZZ recovery time.
Sleep mode is a low current, power-down mode in which the device is deselected and current is reduced to ISB2. The duration of
Sleep mode is dictated by the length of time the ZZ is in a High state. After entering Sleep mode, all inputs except ZZ become
disabled and all outputs go to High-Z The ZZ pin is an asynchronous, active high input that causes the device to enter Sleep mode.
When the ZZ pin is driven high, ISB2 is guaranteed after the time tZZI is met. Because ZZ is an asynchronous input, pending
operations or operations in progress may not be properly completed if ZZ is asserted. Therefore, Sleep mode must not be initiated
until valid pending operations are completed. Similarly, when exiting Sleep mode during tZZR, only a Deselect or Read commands
may be applied while the SRAM is recovering from Sleep mode.
Sleep Mode Timing Diagram
Application Tips
Single and Dual Cycle Deselect
SCD devices force the use of “dummy read cycles” (read cycles that are launched normally, but that are ended with the output
drivers inactive) in a fully synchronous environment. Dummy read cycles waste performance, but their use usually assures there
will be no bus contention in transitions from reads to writes or between banks of RAMs. DCD SRAMs (like this one) do not waste
bandwidth on dummy cycles and are logically simpler to manage in a multiple bank application (wait states need not be inserted at
bank address boundary crossings), but greater care must be exercised to avoid excessive bus contention.
tZZR
tZZH
tZZS
Hold
Setup
tKL
tKH
tKC
CK
ADSP
ADSC
ZZ
相關PDF資料 |
PDF描述 |
|---|---|
| GS816118AGT-200IT | 1M X 18 CACHE SRAM, 6.5 ns, PQFP100 |
| GS8161E18GT-166I | 1M X 18 CACHE SRAM, 7 ns, PQFP100 |
| GS8162V18AGB-350I | 1M X 18 CACHE SRAM, 4.5 ns, PBGA119 |
| GS8162Z72CGC-250IVT | 256K X 72 ZBT SRAM, 5.5 ns, PBGA209 |
| GS8162ZV36AGD-350I | 512K X 36 ZBT SRAM, 4.5 ns, PBGA165 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| GS8160E36T-133 | 制造商:GSI 功能描述: 制造商:GSI Technology 功能描述: |
| GS8160E36T-133I | 制造商:GSI 制造商全稱:GSI Technology 功能描述:1M x 18, 512K x 36 18Mb Sync Burst SRAMs |
| GS8160E36T-150 | 制造商:GSI 制造商全稱:GSI Technology 功能描述:1M x 18, 512K x 36 18Mb Sync Burst SRAMs |
| GS8160E36T-150I | 制造商:GSI 制造商全稱:GSI Technology 功能描述:1M x 18, 512K x 36 18Mb Sync Burst SRAMs |
| GS8160E36T-166 | 制造商:GSI 制造商全稱:GSI Technology 功能描述:1M x 18, 512K x 36 18Mb Sync Burst SRAMs |
發(fā)布緊急采購，3分鐘左右您將得到回復。