- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299161 > GS816037T-133I (GSI TECHNOLOGY) 512K X 36 CACHE SRAM, 3.5 ns, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | GS816037T-133I |
| 廠商： | GSI TECHNOLOGY |
| 元件分類： | SRAM |
| 英文描述： | 512K X 36 CACHE SRAM, 3.5 ns, PQFP100 |
| 封裝： | TQFP-100 |
| 文件頁數(shù)： | 4/29頁 |
| 文件大小： | 901K |
| 代理商： | GS816037T-133I |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
Rev: 1.00 3/2002
7/24
2002, Giga Semiconductor, Inc.
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Preliminary
GS816019/33/37T-250/225/200/166/150/133
Note:
Thereis a pull-down device on the ZZ pin, so this input pin can be unconnected and the chip will operate in the default states as specified in the
above tables.
Burst Counter Sequences
BPR 1999.05.18
Byte Write Truth Table
Notes:
1. All byte outputs are active in read cycles regardless of the state of Byte Write Enable inputs.
2. Byte Write Enable inputs BA, BB, BC and/or BD may be used in any combination with BW to write single or multiple bytes.
3. All byte I/Os remain High-Z during all write operations regardless of the state of Byte Write Enable inputs.
4. Bytes “C” and “D” are only available on the x32 and x36 versions.
Mode Pin Functions
Mode Name
Pin
Name
State
Function
Burst Order Control
LBO
L
Linear Burst
H
Interleaved Burst
Power Down Control
ZZ
L or NC
Active
H
Standby, IDD = ISB
Function
GW
BW
BA
BB
BC
BD
Notes
Read
H
X
1
Read
H
L
H
1
Write byte a
H
L
H
2, 3
Write byte b
H
L
H
L
H
2, 3
Write byte c
H
L
H
L
H
2, 3, 4
Write byte d
H
L
H
L
2, 3, 4
Write all bytes
H
L
2, 3, 4
Write all bytes
L
X
Linear Burst Sequence
Note: The burst counter wraps to initial state on the 5th clock.
Interleaved Burst Sequence
Note: The burst counter wraps to initial state on the 5th clock.
A[1:0] A[1:0] A[1:0] A[1:0]
1st address
00
01
10
11
2nd address
01
10
11
00
3rd address
10
11
00
01
4th address
11
00
01
10
A[1:0] A[1:0] A[1:0] A[1:0]
1st address
00
01
10
11
2nd address
01
00
11
10
3rd address
10
11
00
01
4th address
11
10
01
00
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS8160E18AT-300 | 1M X 18 CACHE SRAM, 5 ns, PQFP100 |
| GS8160V18AGT-150IT | 1M X 18 CACHE SRAM, 7.5 ns, PQFP100 |
| GS8160V36BGT-150I | 512K X 36 CACHE SRAM, 7.5 ns, PQFP100 |
| GS8160ZV18AGT-150I | 1M X 18 ZBT SRAM, 7.5 ns, PQFP100 |
| GS8161E36AT-300IT | 512K X 36 CACHE SRAM, 5 ns, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS8160E18BGT-150 | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 2.5V/3.3V 18MBIT 1MX18 7.5NS/3.8NS 100TQFP - Trays |
| GS8160E18BGT-150I | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 2.5V/3.3V 18MBIT 1MX18 7.5NS/3.8NS 100TQFP - Trays |
| GS8160E18BGT-150IV | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V/2.5V 18MBIT 1MX18 7.5NS/3.8NS 100TQFP - Trays |
| GS8160E18BGT-150V | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V/2.5V 18MBIT 1MX18 7.5NS/3.8NS 100TQFP - Trays |
| GS8160E18BGT-200 | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 2.5V/3.3V 18MBIT 1MX18 6.5NS/3NS 100TQFP - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。