- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄173637 > GS81302T09E-375T (GSI TECHNOLOGY) 16M X 9 DDR SRAM, 0.45 ns, PBGA165 PDF資料下載
參數(shù)資料
| 型號： | GS81302T09E-375T |
| 廠商： | GSI TECHNOLOGY |
| 元件分類： | SRAM |
| 英文描述： | 16M X 9 DDR SRAM, 0.45 ns, PBGA165 |
| 封裝： | 15 X 17 MM, 1 MM PITCH, FPBGA-165 |
| 文件頁數(shù)： | 7/36頁 |
| 文件大小： | 1243K |
| 代理商： | GS81302T09E-375T |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
Thermal Impedance
Package
Test PCB
Substrate
θ JA (C°/W)
Airflow = 0 m/s
θ JA (C°/W)
Airflow = 1 m/s
θ JA (C°/W)
Airflow = 2 m/s
θ JB (C°/W)
θ JC (C°/W)
165 BGA
4-layer
16.4
13.4
12.4
8.6
1.2
Notes:
1. Thermal Impedance data is based on a number of of samples from mulitple lots and should be viewed as a typical number.
2. Please refer to JEDEC standard JESD51-6.
3. The characteristics of the test fixture PCB influence reported thermal characteristics of the device. Be advised that a good thermal path to
the PCB can result in cooling or heating of the RAM depending on PCB temperature.
GS81302T08/09/18/36E-375/350/333/300/250
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.03 4/2011
15/36
2011, GSI Technology
HSTL I/O DC Input Characteristics
Parameter
Symbol
Min
Max
Units
Notes
DC Input Logic High
VIH (dc)
VREF + 0.10
VDDQ + 0.3 V
V
1
DC Input Logic Low
VIL (dc)
–0.3 V
VREF – 0.10
V
1
Notes:
1. Compatible with both 1.8 V and 1.5 V I/O drivers
2. These are DC test criteria. DC design criteria is VREF ± 50 mV. The AC VIH/VIL levels are defined separately for measuring timing parame-
ters.
3. VIL (Min) DC = –0.3 V, VIL(Min) AC = –1.5 V (pulse width ≤ 3 ns).
4. VIH (Max) DC = VDDQ + 0.3 V, VIH(Max) AC = VDDQ + 0.85 V (pulse width ≤ 3 ns).
HSTL I/O AC Input Characteristics
Parameter
Symbol
Min
Max
Units
Notes
AC Input Logic High
VIH (ac)
VREF + 0.20
—
V
2,3
AC Input Logic Low
VIL (ac)
—
VREF – 0.20
V
2,3
VREF Peak-to-Peak AC Voltage
VREF (ac)
—
5% VREF (DC)
V
1
Notes:
1. The peak-to-peak AC component superimposed on VREF may not exceed 5% of the DC component of VREF.
2. To guarantee AC characteristics, VIH,VIL, Trise, and Tfall of inputs and clocks must be within 10% of each other.
3. For devices supplied with HSTL I/O input buffers. Compatible with both 1.8 V and 1.5 V I/O drivers.
相關PDF資料 |
PDF描述 |
|---|---|
| GS81302T18E-350T | 8M X 18 DDR SRAM, 0.45 ns, PBGA165 |
| GS81302T10E-350I | 16M X 9 DDR SRAM, 0.45 ns, PBGA165 |
| GS81302T110E-450T | 16M X 9 DDR SRAM, 0.37 ns, PBGA165 |
| GS816136CGD-250T | 512K X 36 CACHE SRAM, 5.5 ns, PBGA165 |
| GS8161EV32BD-200 | 512K X 32 CACHE SRAM, 6.5 ns, PBGA165 |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS81302T36GE-333 | 制造商:GSI Technology 功能描述:SRAM SYNC SGL 1.8V 144MBIT 4MX36 0.45NS 165FPBGA - Trays |
| GS81302T36GE-333I | 制造商:GSI Technology 功能描述:SRAM SYNC SGL 1.8V 144MBIT 4MX36 0.45NS 165FPBGA - Trays |
| GS815018AB | 制造商:GSI 制造商全稱:GSI Technology 功能描述:1M x 18, 512K x 36 18Mb Register-Register Late Write SRAM |
| GS815018AB-250 | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 2.5V 18MBIT 1MX18 2NS 119FPBGA - Trays |
| GS815018AB-250I | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 2.5V 18MBIT 1MX18 2NS 119FPBGA - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復。